4502AI, 4502B, 4502BCP Selling Leads, Datasheet
MFG:TI Package Cooled:SMD8 D/C:07+
MFG:TI Package Cooled:SMD8 D/C:07+
Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
TOP
PDF/DataSheet Download
Datasheet: 4500
File Size: 49879 KB
Manufacturer: ETC [ETC]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: 4502B
File Size: 430955 KB
Manufacturer: R & E International
Download : Click here to Download
PDF/DataSheet Download
Datasheet: 4500
File Size: 49879 KB
Manufacturer: ETC [ETC]
Download : Click here to Download
The 4502B is a Strobed Hex Inverter/Buffer with a common data input inhibit control and a common output disable control. The 3-state output allows common bus configurations. There are some features as follows. First is 3-state outputs with seperate disable control. The second is common input inhibit line. Then is TTL output drive guaranteed over temperature range. The fifth is output impedance <200 @ 5 Vdc guranteed over temperature range.
What comes next is about the recommonded operating conditions. The VDD-VSS (DC supply voltage) is from 3 to 15 V. The operating temperature is from -55 to +125 for C and from -40 to +85 for E.
The following is about the dynamic characteristics (CL=50 pF, TA=25). The typical TPLH (propagation delay time from data inputs) is 125 ns and the maximum is 250 ns at VDD=5 Vdc; The typical TPLH (propagation delay time from data inputs) is 60 ns and the maximum is 120 ns at VDD=10 Vdc; The typical TPLH (propagation delay time from data inputs) is 45 ns and the maximum is 90 ns at VDD=15 Vdc. The typical TPHL (propagation delay time from data inputs) is 100 ns and the maximum is 200 ns at VDD=5 Vdc; The typical TPHL (propagation delay time from data inputs) is 50 ns and the maximum is 120 ns at VDD=10 Vdc; The typical TPHL (propagation delay time from data inputs) is 40 ns and the maximum is 80 ns at VDD=15 Vdc.
