Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
The ACT715 and ACT715-R are 20-pin TTL-input compatible devices capable of generating Horizontal, Vertical and Composite Sync and Blank signals for televisions and monitors. All pulse widths are completely definable by the user. The devices are capable of generating signals for both interlaced and noninterlaced modes of operation. Equalization and serration pulses can be introduced into the Composite Sync signal when needed.
Four additional signals can also be made available when Composite Sync or Blank are used. These signals can be used to generate horizontal or vertical gating pulses, cursor position or vertical Interrupt signal.
These devices make no assumptions concerning the system architecture. Line rate and field/frame rate are all a function of the values programmed into the data registers, the status register, and the input clock frequency.
The ACT715 is mask programmed to default to a Clock Disable state. Bit 10 of the Status Register, Register 0, defaults to a logic "0". This facilitates (re)programming before operation.
The ACT715-R is the same as the ACT715 in all respects except that the ACT715-R is mask programmed to default to a Clock Enabled state. Bit 10 of the Status Register defaults to a logic "1". Although completely (re)programmable, the ACT715-R version is better suited for applications using the default 14.31818 MHz RS-170 register values. This feature allows power-up directly into operation, following a single CLEAR pulse.
74ACT715 Maximum Ratings
Supply Voltage (VCC) ......................... -0.5V to + 7.0V DC Input Diode Current (IIK) VI = 0.5V .....................................................-20 mA VI = VCC + 0.5V ..........................................+20 mA DC Input Voltage (VI) ..................-0.5V to VCC + 0.5V DC Output Diode Current (IOK) VO = 0.5V ....................................................-20 mA VO = VCC +0.5V ..........................................+20 mA DC Output Voltage (VO)................ -0.5V to VCC+0.5V DC Output Source or Sink Current (IO) ....................................±15 mA DC VCC or Ground Current per Output Pin (ICC or IGND) ......................±20 mA Storage Temperature(TSTG)............ -65oC to +150oC Junction Temperature (TJ) PDIP............................................................ 140oC Supply Voltage (VCC)..............................4.5V to 5.5V Input Voltage (VI).......................................0V to VCC Output Voltage (VO)....................................0V to VCC Operating Temperature (TA) .............-40oC to +85oC Minimum Input Edge Rate (V/t) ACT Devices VIN from 30% to 70% of VCC VCC @ 3.3V, 4.5V, 5.5V......................... 125 mV/ns Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT™ circuits outside databook specifications.
74ACT715 Features
Maximum Input Clock Frequency > 130 MHz Interlaced and non-interlaced formats available Separate or composite horizontal and vertical Sync and Blank signals available Complete control of pulse width via register programming All inputs are TTL compatible 8 mA drive on all outputs Default RS170/NTSC values mask programmed into registers ACT715-R is mask programmed to default to a Clock Enable state for easier start-up into 14.31818 MHz RS170 timing
74ACT715 Connection Diagram
74ACT715-R General Description
The ACT715 and ACT715-R are 20-pin TTL-input compatible devices capable of generating Horizontal, Vertical and Composite Sync and Blank signals for televisions and monitors. All pulse widths are completely definable by the user. The devices are capable of generating signals for both interlaced and noninterlaced modes of operation. Equalization and serration pulses can be introduced into the Composite Sync signal when needed.
Four additional signals can also be made available when Composite Sync or Blank are used. These signals can be used to generate horizontal or vertical gating pulses, cursor position or vertical Interrupt signal.
These devices make no assumptions concerning the system architecture. Line rate and field/frame rate are all a function of the values programmed into the data registers, the status register, and the input clock frequency.
The ACT715 is mask programmed to default to a Clock Disable state. Bit 10 of the Status Register, Register 0, defaults to a logic "0". This facilitates (re)programming before operation.
The ACT715-R is the same as the ACT715 in all respects except that the ACT715-R is mask programmed to default to a Clock Enabled state. Bit 10 of the Status Register defaults to a logic "1". Although completely (re)programmable, the ACT715-R version is better suited for applications using the default 14.31818 MHz RS-170 register values. This feature allows power-up directly into operation, following a single CLEAR pulse.
74ACT715-R Maximum Ratings
Supply Voltage (VCC) ......................... -0.5V to + 7.0V DC Input Diode Current (IIK) VI = 0.5V .....................................................-20 mA VI = VCC + 0.5V ..........................................+20 mA DC Input Voltage (VI) ..................-0.5V to VCC + 0.5V DC Output Diode Current (IOK) VO = 0.5V ....................................................-20 mA VO = VCC +0.5V ..........................................+20 mA DC Output Voltage (VO)................ -0.5V to VCC+0.5V DC Output Source or Sink Current (IO) ....................................±15 mA DC VCC or Ground Current per Output Pin (ICC or IGND) ......................±20 mA Storage Temperature(TSTG)............ -65oC to +150oC Junction Temperature (TJ) PDIP............................................................ 140oC Supply Voltage (VCC)..............................4.5V to 5.5V Input Voltage (VI).......................................0V to VCC Output Voltage (VO)....................................0V to VCC Operating Temperature (TA) .............-40oC to +85oC Minimum Input Edge Rate (V/t) ACT Devices VIN from 30% to 70% of VCC VCC @ 3.3V, 4.5V, 5.5V......................... 125 mV/ns Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT™ circuits outside databook specifications.
74ACT715-R Features
Maximum Input Clock Frequency > 130 MHz Interlaced and non-interlaced formats available Separate or composite horizontal and vertical Sync and Blank signals available Complete control of pulse width via register programming All inputs are TTL compatible 8 mA drive on all outputs Default RS170/NTSC values mask programmed into registers ACT715-R is mask programmed to default to a Clock Enable state for easier start-up into 14.31818 MHz RS170 timing