Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
The 74ALVT16821 high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive. It is designed for VCC operation at 2.5V or 3.3V with I/O compatibility to 5V.
The 74ALVT16821 has two 10-bit, edge triggered registers, with each register coupled to a 3-State output buffer. The two sections of each register are controlled independently by the clock (nCP) and Output Enable (nOE) control gates.
Each register is fully edge triggered. The state of each D input, one set-up time before the Low-to-High clock transition, is transferred to the corresponding flip-flop's Q output.
The 3-State output buffers are designed to drive heavily loaded 3-State buses, MOS memories, or MOS microprocessors.
The active Low Output Enable (nOE) controls all ten 3-State buffers independent of the register operation. When nOE is Low, the data in the register appears at the outputs. When nOE is High, the outputs are in high impedance "off" state, which means they will neither drive nor load the bus.
74ALVT16821 Maximum Ratings
SYMBOL
PARAMETER
CONDITIONS
RATING
UNIT
VCC
DC supply voltage
0.5 to +4.6
V
IIK
DC input diode current
VI < 0
50
mA
VI
DC input voltage3
1.2 to +7.0
V
IOK
DC output diode current
VO < 0
50
mA
VOUT
DC output voltage3
Output in Off or High state
0.5 to +7.0
V
IOUT
DC output current
Output in Low state
128
mA
Output in High state
64
Tstg
Storage temperature range
65 to +150
mA
NOTES: 1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. 2. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C. 3. The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.
74ALVT16821 Features
• 20-bit positive-edge triggered register • 5V I/O Compatible • Multiple VCC and GND pins minimize switching noise • Live insertion/extraction permitted • Power-up reset • Power-up 3-State • Output capability: +64mA/-32mA • Latch-up protection exceeds 500mA per Jedec Std 17 • ESD protection exceeds 2000V per MIL STD 883 Method 3015 and 200V per Machine Model • Bus hold data inputs eliminate the need for external pull-up resistors to hold unused inputs