74F533, 74F533D, 74F533DR Selling Leads, Datasheet
MFG:NS Package Cooled:SOP-20 D/C:96
74F533, 74F533D, 74F533DR Datasheet download

Part Number: 74F533
MFG: NS
Package Cooled: SOP-20
D/C: 96
MFG:NS Package Cooled:SOP-20 D/C:96
74F533, 74F533D, 74F533DR Datasheet download

MFG: NS
Package Cooled: SOP-20
D/C: 96
Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
TOP
PDF/DataSheet Download
Datasheet: 74F533
File Size: 170294 KB
Manufacturer: NSC [National Semiconductor]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: 74F00
File Size: 49449 KB
Manufacturer: PHILIPS [Philips Semiconductors]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: 74F00
File Size: 49449 KB
Manufacturer: PHILIPS [Philips Semiconductors]
Download : Click here to Download
The 74F533 is an octal transparent latch coupled to eight 3-State output buffers. The two sections of the device are controlled independently by Enable (E) and Output Enable (OE) control gates.
The data on the D inputs is transferred to the latch outputs when the Enable (E) input is High. The latch remains transparent to the data input while E is High and stores the data that is present one setup time before the High-to-Low enable transition.
The 3-State output buffers are designed to drive heavily loaded 3-State buses, MOS memories, or MOS microprocessors. The active Low Output Enable (OE) controls all eight 3-State buffers independent of the latch operation. When OE is Low, the latched or transparent data appears at the outputs. When OE is High, the outputs are in high impedance "off" state, which means they will neither drive nor load the bus.
The 74F534 is an 8-bit edge-triggered register coupled to eight 3-State output buffers. The two sections of the device are controlled independently by the Clock (CP) and Output Enable (OE) control gates.
The register is fully edge-triggered. The state of each D input, one setup time before the Low-to-High clock transition is transferred to the corresponding flip-flop's Q output.
The 3-State output buffers are designed to drive heavily loaded 3-State buses, MOS memories, or MOS microprocessors. The active Low Output Enable (OE) controls all eight 3-State buffers independent of the latch operation. When OE is Low, the latched or transparent data appears at the outputs. When OE is High, the outputs are in high impedance "off" state, which means they will neither drive nor load the bus.
|
SYMBOL |
PARAMETER |
RATING |
UNIT |
| VCC | Supply voltage |
0.5 to +7.0 |
V |
| VIN | Input voltage |
0.5 to +7.0 |
V |
| IIN | Input current |
30 to +5 |
mA |
| VOUT | Voltage applied to output in high output state |
0.5 to VCC |
V |
| IOUT | Current applied to output in low output state |
48 |
mA |
| Tamb | Operating free air temperature range |
0 to +70 |
°C |
| Tstg | Storage temperature range |
65 to +125 |
°C |

