ADSP-21060M-KB-80X, ADSP21061, ADSP-21061 Selling Leads, Datasheet
MFG:N/A Package Cooled:0 D/C:137
ADSP-21060M-KB-80X, ADSP21061, ADSP-21061 Datasheet download

Part Number: ADSP-21060M-KB-80X
MFG: N/A
Package Cooled: 0
D/C: 137
MFG:N/A Package Cooled:0 D/C:137
ADSP-21060M-KB-80X, ADSP21061, ADSP-21061 Datasheet download

MFG: N/A
Package Cooled: 0
D/C: 137
Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
TOP
PDF/DataSheet Download
Datasheet: ADS1100
File Size: 189503 KB
Manufacturer: BURR-BROWN [Burr-Brown Corporation]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: ADS1100
File Size: 189503 KB
Manufacturer: BURR-BROWN [Burr-Brown Corporation]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: ADSP-21061
File Size: 377866 KB
Manufacturer:
Download : Click here to Download
The ADSP-21061 is a member of the powerful SHARC family of floating point processors. The SHARC-Super Harvard Architecture Computer-are signal processing microcomputers that offer new capabilities and levels of integration and performance.
The ADSP-21061 is a 32-bit processor optimized for high performance DSP applications. The ADSP-21061 combines the ADSP-21000 DSP core with a dual-ported on-chip SRAM and an I/O processor with a dedicated I/O bus to form a complete system-in-a-chip.
Fabricated in a high-speed, low-power CMOS process, the ADSP-21061 has a 20 ns instruction cycle time operating at up to 50 MIPS. With its on-chip instruction cache, the processor can execute every instruction in a single cycle. Table I shows performance benchmarks for the ADSP-21061/ADSP-21061L.
The ADSP-21061 SHARC combines a high-performance floating- point DSP core with integrated, on-chip system features, including a 1 Mbit SRAM memory, host processor interface, DMA controller, serial ports and parallel bus connectivity for glueless DSP multiprocessing.
50 MIPS, 20 ns Instruction Rate, Single-Cycle Instruction
Execution
120 MFLOPS Peak, 80 MFLOPS Sustained Performance Dual Data Address Generators with Modulo and Bit-
Reverse Addressing
Efficient Program Sequencing with Zero-Overhead Looping: Single-Cycle Loop Setup IEEE JTAG Standard 1149.1 Test Access Port and
