K7B323625M, K7B323625M-PC65, K7B323625M-PC75 Selling Leads, Datasheet
MFG:SAMSUNG Package Cooled:TQFP D/C:na
K7B323625M, K7B323625M-PC65, K7B323625M-PC75 Datasheet download
Part Number: K7B323625M
MFG: SAMSUNG
Package Cooled: TQFP
D/C: na
MFG:SAMSUNG Package Cooled:TQFP D/C:na
K7B323625M, K7B323625M-PC65, K7B323625M-PC75 Datasheet download
MFG: SAMSUNG
Package Cooled: TQFP
D/C: na
Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
TOP
PDF/DataSheet Download
Datasheet: K7B323625M
File Size: 270351 KB
Manufacturer: SAMSUNG [Samsung semiconductor]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: K7B161825A
File Size: 270328 KB
Manufacturer: SAMSUNG [Samsung semiconductor]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: K7B161825A
File Size: 270328 KB
Manufacturer: SAMSUNG [Samsung semiconductor]
Download : Click here to Download
The K7B323625M and K7B321825M are 37,748,736-bit Synchronous Static Random Access Memory designed for high performance second level cache of Pentium and Power PC based System.
It is organized as 1M(2M) words of 36(18) bits and integrates address and control registers, a 2-bit burst address counter and added some new functions for high performance cache RAM applications;GW, BW, LBO, ZZ. Write cycles are internally self-timed and synchronous.
Full bus-width write is done by GW, and each byte write is performed by the combination of WEx and BW when GW is high.And with CS1 high, ADSP is blocked to control signals.
Burst cycle can be initiated with either the address status processor(ADSP) or address status cache controller(ADSC)inputs. Subsequent burst addresses are generated internally in the system¢s burst sequence and are controlled by the burst address advance(ADV) input.
LBOpin is DC operated and determines burst sequence(linear or interleaved).
ZZ pin controls Power Down State and reduces Stand-by current regardless of CLK.
The K7A203600A is fabricated using SAMSUNG¢s high performance CMOS technology and is available in a 100pin TQFP package. Multiple power and ground pins are utilized to minimize ground bounce.
PARAMETER | SYMBOL | RATING | UNIT |
Voltage on VDD Supply Relative to VSS | VDD | -0.3 to 4.6 | V |
Voltage on VDDQ Supply Relative to VSS | VDDQ | VDD | V |
Voltage on Input Pin Relative to VSS | VIN | -0.3 to VDD+0.3 | V |
Voltage on I/O Pin Relative to VSS | VIO | -0.3 to VDDQ+0.3 | V |
Power Dissipation | PD | 2.2 | W |
Storage Temperature | TSTG | -65 to 150 | °C |
Operating Temperature | TOPR | 0 to 70 | °C |
Storage Temperature Range Under Bias | TBIAS | -10 to 85 | °C |
*Note : Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
• Synchronous Operation.
• On-Chip Address Counter.
• Self-Timed Write Cycle.
• On-Chip Address and Control Registers.
• 3.3V+0.165V/-0.165V Power Supply.
• I/O Supply Voltage 3.3V+0.165V/-0.165V for 3.3V I/O or 2.5V+0.4V/-0.125V for 2.5V I/O
• 5V Tolerant Inputs Except I/O Pins.
• Byte Writable Function.
• Global Write Enable Controls a full bus-width write.
• Power Down State via ZZ Signal.
• LBO Pin allows a choice of either a interleaved burst or a linear burst.
• Three Chip Enables for simple depth expansion with No Data Contention only for TQFP.
• Asynchronous Output Enable Control.
• ADSP, ADSC, ADV Burst Control Pins.
• TTL-Level Three-State Output.
• 100-TQFP-1420A Package