KS865, KS8695, KS8695P Selling Leads, Datasheet
MFG:KEN.DIN Package Cooled:QFP128 D/C:05+
KS865, KS8695, KS8695P Datasheet download
Part Number: KS865
MFG: KEN.DIN
Package Cooled: QFP128
D/C: 05+
MFG:KEN.DIN Package Cooled:QFP128 D/C:05+
KS865, KS8695, KS8695P Datasheet download
MFG: KEN.DIN
Package Cooled: QFP128
D/C: 05+
Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
TOP
PDF/DataSheet Download
Datasheet: KS823C03
File Size: 66693 KB
Manufacturer: FUJI
Download : Click here to Download
PDF/DataSheet Download
Datasheet: KS8695
File Size: 164253 KB
Manufacturer: MICREL [Micrel Semiconductor]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: KS8695P
File Size: 165102 KB
Manufacturer:
Download : Click here to Download
The KS8695 "Multi-Port Gateway-on-a-Chip" delivers a new level of networking integration and performance for speeding broadband gateway development. The key components integrated in the KS8695 include:
• Integrated layer-2 managed switch with five Fast Ethernet transceivers and patented mixed-signal low-power technology; five MAC units; a high-speed non-blocking switch fabric; a dedicated address lookup engine; an on-chip frame buffer memory and LED controls. One port is partitioned for WAN interface with the other 4 ports for LAN access.
• A 185-MIPS ARM 922T processor with memory management unit (MMU) and 8kB I-cache and 8kB D-cache.
• An independent MAC unit supporting MAC or PHY mode MII interface for networking expansion. Block Diagram
• On checksum errors and TCP/UDP/IP packet header checksum generation. The protocol engine applies to the WAN, LAN and EMAC interfaces.
• DMA engines with burst mode support; Tx and Rx FIFOs to streamline the data transfers between WAN and CPU, CPU and LAN, CPU and EMAC.
• Shared programmable 8/16/32-bit data bus and 22-bit address bus with up to 64MB total memory space for SDRAM, ROM, Flash, SRAM and all peripheral devices.
• Other peripheral support logic including GPIO, a watchdog timer, an interrupt controller and a JTAG debugging interface.
Complete hardware & software reference designs are available.
The KS8695 represents a new level of total solution optimized for broadband gateway system development and renders speedy routing performance & connectivity interfaces for value-added networking expansions.
The CENTAUR KS8695P, Multi-Port PCI Gateway Solution, delivers a new level of networking integration, performance, and overall BOM cost savings, enabling original equipment manufacturers (OEMs) to provide customers with feature-rich, low-cost solutions for the residential gateway and small office environment.
• Integration of a PCI arbiter supporting three external masters.
Allows incorporation of a variety of productivity enhancing system interfaces, including the expanding 802.11 a/g/b wireless LAN.
• High-performance ARMTM CPU (ARM9) with 8KB
I-cache, 8KB D-cache, and a memory management unit (MMU) for Linux and WinCE® support.
• XceleRouterTM technology to accelerate packet processing.
• Proven wire-speed switching technology that includes 802.1Q tag-based VLAN and quality of service (QoS) support.
• Five patented mixed-signal, low-powered Fast Ethernet transceivers with corresponding media access control (MAC) units.
• Advanced memory interface with programmable 8/16/32-bit data and 22-bit address bus with up to 64MB of total memory space for Flash, ROM, SRAM, SDRAM, and external peripherals.
The CENTAUR KS8695P featuring XceleRouter technology is a single-chip, multi-port PCI "gateway-on-a-chip" with all the key components integrated for a high-performance and low-cost broadband gateway
• ARM9 High-Performance CPU Core
ARM9 core at 166MHz
8KB I-cache and 8KB D-cache
Memory management unit (MMU) for Linux and WinCE
32-bit ARM and 16-bit thumb instruction sets for smaller memory footprints
• 33MHz 32-Bit PCI Interface
Version PCI 2.1
Supports bus mastership or guest-mode
Supports normal and memory-mapped I/O
Support for miniPCI and cardbus peripherals
• Integrated Ethernet Transceivers and Switch Engine
Five 10/100 Ethernet transceivers and five MACs (1P for WAN interface, 4P for LAN switching)
100BASE-FX mode option on the WAN port and one LAN port
Automatic MDI/MDI-X crossover on all ports
Wire-speed, non-blocking switch
802.1Q tag-based VLAN (16 VLANs, full range VID)
Port-based VLAN
QoS/CoS packet prioritization support: per port, 802.1p, and DiffServ-based
64KB on-chip frame buffer SRAM
VLAN ID and 802.1P tag/untag option per port
802.1D Spanning Tree Protocol support
Programmable rate-limiting per port: 0Mbps to 100Mbps, ingress and egress, rate options for high and low priority
Extensive MIB counter management support
IGMP snooping for multicast packet filtering
Dedicated 1K entry look-up engine
Port mirroring/monitoring/sniffing
Broadcast and multicast storm protection with % control global and per port basis
Full- and half-duplex flow control
• XceleRouter Technology
TCP/UDP/IP packet header checksum generation to offload CPU tasks
IPv4 packet filtering on checksum errors
Automatic error packet discard
DMA engine with burst-mode support for efficient WAN/LAN data transfers
FIFOs for back-to-back packet transfers
• Memory and External I/O Interfaces
8/16/32-bit wide shared data path for Flash, ROM, SRAM, SDRAM, and external I/O
Total memory space up to 64MB
Intel®/AMD®-type Flash support
• Peripheral Support
8/16/32-bit external I/O interface supporting PCMCIA or generic CPU/DSP host I/F
Sixteen general purpose input/output (GPIO)
Two 32-bit timer counters (one watchdog)
Interrupt controller
• System Design
Up to 166MHz CPU and 125MHz bus speed
289 PBGA package (19mm x 19mm) saving board real estate
Two power supplies: 1.8V core and Ethernet RX supply, 3.3V I/O and Ethernet TX supply
Built-in LED controls
• Debugging
ARM9 JTAG debug interface
UART for console port or modem back-up
• Power Management
CPU and system clock speed step-down options
Low-power Ethernet transceivers
Per port power-down and Ethernet transmit disable
• Reference Hardware and Software Evaluation Kit
Hardware evaluation board (passes class B EMI)
Board support package including firmware source codes, Linux kernel, and software stacks
Complete hardware and software reference designs available