M50FLW040K1, M50FLW080A, M50FLW080AK5G Selling Leads, Datasheet
MFG:ST Package Cooled:PLCC D/C:N/A
M50FLW040K1, M50FLW080A, M50FLW080AK5G Datasheet download
Part Number: M50FLW040K1
MFG: ST
Package Cooled: PLCC
D/C: N/A
MFG:ST Package Cooled:PLCC D/C:N/A
M50FLW040K1, M50FLW080A, M50FLW080AK5G Datasheet download
MFG: ST
Package Cooled: PLCC
D/C: N/A
Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
TOP
PDF/DataSheet Download
Datasheet: M500118TLK
File Size: 257203 KB
Manufacturer: MTRONPTI [MTRONPTI]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: M50FLW080A
File Size: 963173 KB
Manufacturer: STMICROELECTRONICS [STMicroelectronics]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: M50FLW080AK5G
File Size: 963173 KB
Manufacturer: STMICROELECTRONICS [STMicroelectronics]
Download : Click here to Download
The M50FLW080 is a 8 Mbit (1M x8) non-volatile memory that can be read, erased and reprogrammed. These operations can be performed using a single low voltage (3.0 to 3.6V) supply. For fast programming and fast erasing on production lines, an optional 12V power supply can be used to reduce the erasing and programming time.
The memory is divided into 16 Uniform Blocks of 64 KBytes each, three of which are divided into 16 uniform sectors of 4 KBytes each (see APPENDIX A. for details). All blocks and sectors can be erased independently. So, it is possible to preserve valid data while old data is erased. Blocks can be protected individually to prevent accidental program or erase commands from modifying their contents.
Program and erase commands are written to the Command Interface of the memory. An on-chip Program/Erase Controller simplifies the process of programming or erasing the memory by taking care of all of the special operations that are required to update the memory contents. The end of a program or erase operation can be detected and any error conditions identified. The command set to control the memory is consistent with the JEDEC standards. Two different bus interfaces are supported by the memory:
`The primary interface, the FWH/LPC Interface, uses Intel's proprietary Firmware Hub (FWH) and Low Pin Count (LPC) protocol. This has been designed to remove the need for the ISA bus in current PC Chipsets. The M50FLW080 acts as the PC BIOS on the Low Pin Count bus for these PC Chipsets.
`The secondary interface, the Address/Address Multiplexed (or A/A Mux) Interface, is designed to be compatible with current Flash Programmers, for production line programming prior to fitting the device in a PC Motherboard.
The memory is supplied with all the bits erased (set to '1').
Symbol |
Parameter |
Min. |
Max. |
Unit |
TSTG |
Storage Temperature |
-65 |
150 |
|
TLEAD |
Lead Temperature during Soldering |
See note 1 |
||
VIO |
Input or Output range 2 |
-0.6 |
VCC + 0.6 |
V |
VCC |
Supply Voltage |
-0.6 |
4.0 |
V |
VPP |
Program Voltage |
-0.6 |
13 |
V |
VESD |
Electrostatic Discharge Voltage (Human Body model) 3 |
-2000 |
2000 |
V |