NJU7006, NJU7006D, NJU7007 Selling Leads, Datasheet
MFG:JRC Package Cooled:SOP/DIP D/C:07+
NJU7006, NJU7006D, NJU7007 Datasheet download
Part Number: NJU7006
MFG: JRC
Package Cooled: SOP/DIP
D/C: 07+
MFG:JRC Package Cooled:SOP/DIP D/C:07+
NJU7006, NJU7006D, NJU7007 Datasheet download
MFG: JRC
Package Cooled: SOP/DIP
D/C: 07+
Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
TOP
PDF/DataSheet Download
Datasheet: NJU7006
File Size: 63736 KB
Manufacturer: NJRC [New Japan Radio]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: NJU201A
File Size: 171949 KB
Manufacturer: NJRC [New Japan Radio]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: NJU7007
File Size: 82091 KB
Manufacturer: NJRC [New Japan Radio]
Download : Click here to Download
The NJU7007/08 are super small-sized package single C-MOS operational amplifiers operated on a single-powersupply, low power, low offset voltage and low operating current.
The input offset voltage is lower than 4mV, and the input bias current is as low as than 1pA, consequently very small signal around the ground level can be amplified.
The minimum operating voltage is 1V and the output stage permits output signal to swing between both of the supply rails.
Furthermore, The NJU7007/08 are packaged with super small-sized SC88A, therefore it can be especially applied to portable items.
PARAMETER | SYMBOL | RATING | UNIT |
Supply Voltage | VDD | 7.0 | V |
Differential Input Voltage | VID | ±7.0 (Note1) | V |
Common Mode Input Voltage | VIC | -0.3~7.0 | V |
Power Dissipation | PD | 250 (Note2) | mW |
Operating Temperature | Topr | -40 to +85 | |
Storage Temperature | Tstg | -55 to +125 |
Note1) If the supply voltage (VDD) is less than 7.0V, the input voltage must not over the VDD level though 7.0V is limit specified.
Note2) The power dissipation is value mounted on a glass epoxy board in size of 50x50x1.6 millimater.
Note3) Decoupling capacitor should be connected between VDD and VSS due to the stabilized operation for the circuit
·Low Offset Voltage VIO=4mV max
·Single Low Power Supply VDD=1.0~5.5V
·Wide Output Swing Range VOM=2.9V min @ VDD=3.0V
·Low Operating Current (See Line-up)
·Low Bias Current IIB=1pA typ
·Compensation Capacitor Incorporated
·Package Outline SC88A
·C-MOS Technology