S3025, S3026, S3026A TSSOP20 250 AMCC 2005+ - Selling Leads, Datasheet
MFG:2000 D/C:AMCC
S3025, S3026, S3026A TSSOP20 250 AMCC 2005+ - Datasheet download
Part Number: S3025
MFG: 2000
Package Cooled:
D/C: AMCC
MFG:2000 D/C:AMCC
S3025, S3026, S3026A TSSOP20 250 AMCC 2005+ - Datasheet download
MFG: 2000
Package Cooled:
D/C: AMCC
Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
TOP
PDF/DataSheet Download
Datasheet: S3025
File Size: 98763 KB
Manufacturer: Applied Micro Circuits Corporation
Download : Click here to Download
PDF/DataSheet Download
Datasheet: S3026
File Size: 105461 KB
Manufacturer: Applied Micro Circuits Corporation
Download : Click here to Download
PDF/DataSheet Download
Datasheet: S3005
File Size: 127047 KB
Manufacturer: Applied Micro Circuits Corporation
Download : Click here to Download
The function of the S3025 clock recovery unit is to derive high speed timing signals for SONET/SDHbased equipment. The S3025 is implemented using AMCC's proven Phase Locked Loop (PLL) technology.
The S3025 receives an OC-12/STM-4 scrambled NRZ signal and recovers the clock from the data. The chip outputs a differential PECL bit clock and retimed data.
The S3025 utilizes an on-chip PLL which consists of a phase detector, a loop filter, and a voltage controlled oscillator (VCO). The phase detector compares the phase relationship between the VCO output and the serial data input. A loop filter converts the phase detector output into a smooth DC voltage, and the DC voltage is input to the VCO whose frequency is varied by this voltage. A block diagram is shown in Figure 2.
Parameter | Min | Typ | Max | Units |
Case Temperature under Bias | -55 | +125 | °C | |
Junction Temperature under Bias | -55 | +150 | °C | |
Storage Temperature | -65 | +150 | °C | |
Voltage on VCC with Respect to GND | -0.5 | +7.0 | V | |
Voltage on any LVTTL Input Pin | -0.5 | VCC | V | |
Voltage on any LVPECL Input Pin | V CC 2.0 |
VCC | V | |
TTL Output Sink Current | 20 | mA | ||
TTL Output Source Current | 10 | mA | ||
High Speed LVPECL Output Source Current | 50 | |||
Static Discharge Voltage | 500 | mA |
The function of the S3026 clock recovery unit is to derive high speed timing signals for SONET/SDHbased equipment. The S3026 is implemented using AMCC's proven Phase Locked Loop (PLL) technology.
The S3026 receives either an OC-12/STM-4 or OC-3/ STM-1 scrambled NRZ signal and recovers the clock from the data. The chip outputs a differential PECL bit clock and retimed data. Figure 1 shows a typical network application.
The S3026 utilizes an on-chip PLL which consists of a phase detector, a loop filter, and a voltage controlled oscillator (VCO). The phase detector compares the phase relationship between the VCO output and the serial data input. A loop filter converts
Parameter | Min | Typ | Max | Units |
Storage Temperature | -65 | +150 | °C | |
Voltage on VCC with Respect to GND | -0.5 | +7.0 | V | |
Voltage on any LVTTL Input Pin | -0.5 | +5.5 | V | |
Voltage on any LVPECL Input Pin | V CC 2.0 |
VCC |
V | |
TTL Output Sink Current | 20 | mA | ||
TTL Output Source Current | 10 | mA | ||
High Speed LVPECL Output Source Current | 50 | mA | ||
ESD Sensitivity 1 | Under500 | V |