VSC9185VD, VSC9186, VSC9186EV Selling Leads, Datasheet
MFG:800 D/C:VITESSE
VSC9185VD, VSC9186, VSC9186EV Datasheet download
Part Number: VSC9185VD
MFG: 800
Package Cooled:
D/C: VITESSE
MFG:800 D/C:VITESSE
VSC9185VD, VSC9186, VSC9186EV Datasheet download
MFG: 800
Package Cooled:
D/C: VITESSE
Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
TOP
PDF/DataSheet Download
Datasheet: VSC06P-C-M40A
File Size: 107872 KB
Manufacturer: ITT [ITT Industries]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: VSC9186
File Size: 84429 KB
Manufacturer: VITESSE [Vitesse Semiconductor Corporation]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: VSC06P-C-M40A
File Size: 107872 KB
Manufacturer: ITT [ITT Industries]
Download : Click here to Download
The VSC9186 is a bidirectional quad STS-48/STM-16 or OC-192/STM-64 framer and pointer processor. In addition to full path overhead monitoring, section and line termination are available on line inputs and outputs. A bidirectional protection interface allows both line and tributary traffic to be looped back simultaneously through a companion device. The UPSR is implemented entirely in hardware driven by the STE/LTE logic, pointer interpreter and path overhead monitor.
The VSC9186 can be used in SONET/SDH applications such as Time Slot Interchange (TSI) switches, digital crossconnects, add/drop multiplexers, and DWDM terminal multiplexer applications. The VSC9186 supports TOH transparency off-chip using the XILINX Virtex II (XC2V1000-4FG256C). A verified reference design is available with purchase.
Bidirectional Quad STS-48/STM-16 or STS-192/ STM-64 Section and Line Termination Device with Pointer Processing and Time Slot Interchange
Accommodates a +/- 300ppm Difference Between Incoming and Local System Clock and Performs Pointer Processing on Quad Independent STS-48/ STM-16 or a Single STS-192/STM-64
Pointer Processing of all Concatenation Levels Including STS-192c, STS-48c, STS-12c, STS-3c, and STS-1
Three ports featuring 16 Serial 622Mb/s Timestream Backplane Interfaces with Integrated CDR to Other Line Interfaces or Switch ICs
Section/Line OH Drop/Insertion with External Interfaces on All Channels
Supports Section/Line Overhead Transparency
Protection Interface Allows Full STS-1/STM-0 Hairpinning and Drop/Continue on Both Tributary and Ring Traffic
Two Integrated Bidirectional 768 x 288 STS-1 Level Crossconnects
Embedded Hardware UPSR
Compliant with SONET and SDH Requirements as Stated in ANSI T1.105, Bellcore GR-253-CORE and ITU-T G.707
Provides JTAG TAP Controller Conforming to the IEEE 1149.1 Standard
Bidirectional Path Monitoring