X24F032SIT2, X24F064, X24F064-5 Selling Leads, Datasheet
MFG:XICRO Package Cooled:SOP8 D/C:520
X24F032SIT2, X24F064, X24F064-5 Datasheet download
Part Number: X24F032SIT2
MFG: XICRO
Package Cooled: SOP8
D/C: 520
MFG:XICRO Package Cooled:SOP8 D/C:520
X24F032SIT2, X24F064, X24F064-5 Datasheet download
MFG: XICRO
Package Cooled: SOP8
D/C: 520
Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
TOP
PDF/DataSheet Download
Datasheet: X24001
File Size: 48457 KB
Manufacturer: XICOR [Xicor Inc.]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: X24F064
File Size: 87915 KB
Manufacturer: XICOR [Xicor Inc.]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: X24001
File Size: 48457 KB
Manufacturer: XICOR [Xicor Inc.]
Download : Click here to Download
The X24F064/032/016 is a CMOS SerialFlash Memory Family, internally organized 8K/4K/2K x 8. The family features a serial interface and software protocol allowing operation on a simple two wire bus.
Device select inputs (S 0 , S 1 , S 2 ) allow up to eight devices to share a common two wire bus.
A Program Protect Register accessed at the highest address location, provides three new programming protection features: Software Programming Protection, Block Lock Protection, and Hardware Programming Protection. The Software Programming Protection feature prevents any nonvolatile writes to the device until the WEL bit in the program protect register is set. The Block Lock TM Protection feature allows the user to individually protect four blocks of the array by programming two bits in the programming protect register. The Programmable Hardware Program Protect feature allows the user to install each device with PP tied to V CC , program the entire memory array in place, and then enable the hardware programming protection by programming a PPEN bit in the program protect register. After this, selected blocks of the array, including the program protect register itself, are permanently protected from being programmed.