

SANYO Semiconductors DATA SHEET

LC863364C,LC863356C LC863348C,LC863340C LC863332C,LC863328C LC863324C,LC863320C LC863316C

CMOS IC 64K/56K/48K/40K/32K/28K/24K/20K/16K-byte ROM, CGROM16K-byte on-chip 640/512-byte RAM and 352×9-bit OSD RAM 8-bit 1-chip Microcontroller

Overview

The LC863364C/56C/48C/40C/32C/28C/24C/20C/16C are 8-bit single chip microcontrollers with the following on-chip functional blocks:

- CPU : Operable at a minimum bus cycle time of 0.424µs
- On-chip ROM capacity Program ROM : 64K/56K/48K/40K/32K/28K/24K/20K/16K bytes CGROM : 16K bytes
- On-chip RAM capacity : 640/512 bytes
- OSD RAM : 352×9 bits
- Five channels×8-bit AD Converter
- Three channels×7-bit PWM
- Two 16-bit timer/counters, 14-bit base timer
- 8-bit synchronous serial interface circuit
- IIC-bus compliant serial interface circuit (Multi-master type)
- ROM correction function
- 15-source 9-vectored interrupt system
- Integrated system clock generator and display clock generator
- X'tal oscillator (32.768kHz) for PLL reference is used for TV control

All of the above functions are fabricated on a single chip.

Note : This product includes the IIC bus interface circuit. If you intend to use the IIC bus interface, please notify us of this in advance of our receiving your program ROM code order. Purchase of SANYO IIC components conveys a license under the Philips IIC Patents Rights to use these components in

Purchase of SANYO IIC components conveys a license under the Philips IIC Patents Rights to use these components in an IIC system, provided that the system conforms to the IIC Standard Specification as defined by Philips.

Trademarks

IIC is a trademark of Philips Corporation.

- Any and all SANYO Semiconductor products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO Semiconductor representative nearest you before usingany SANYO Semiconductor products described or contained herein in such applications.
- SANYO Semiconductor assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor products described or contained herein.

SANYO Semiconductor Co., Ltd. TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

LC86336	LC863364C/56C/48C/40C/32C/28C/24C/20C/16C								
Features									
■Read-Only Memory (ROM) :	65536×8 bits / 57344×8 bits / 49152×8 bits / 40960×8 bits / 32768×8 bits / 28672×8 bits / 24576×8 bits / 20480×8 bits / 16384×8 bits for program								
	16128×8 bits for CGROM								
■Random Access Memory (RAM) :	512×8 bits (working area) : LC863364C/56C/48C/40C 384×8 bits (working area) : LC863332C/28C/24C/20C/16C 128×8 bits (working or ROM correction function) 352×9 bits (for CRT display)								
■OSD Functions									
 Screen display : 36 characters×1 RAM : 352 words (9 bi Display area : 36 words×8 lines Control area : 8 words×8 lines 	6 lines (by software) ts per word) es								
Up to 252 kinds of 16×32 dot c Each font can be divided into t	character fonts (4 characters including 1 test character are not programmable) wo parts and used as two fonts: a 16×17 dot and 8×9 dot character font								
• Various character attributes									
Character colors :	16colors								
Eringe (shadow colors :									
Fillige / shadow colors :									
Pounding	10001015								
Underline									
Italic character (slanting)									
• Attribute can be changed without	spacing								
• Vertical display start line number	can be set for each row independently (Rows can be overlapped)								
• Horizontal display start position c	can be set for each row independently								
• Horizontal pitch (9 to 16 dots)*1	and vertical pitch (1 to 32 dots) can be set for each row independently								
• Different display modes can be see	et for each row independently								
Caption • Text mode / OSD mo	ode 1 / OSD mode 2 (Quarter size) / Simplified graphic mode								
 Ten character sizes *1 									
Horez. \times Vert. = (1 \times 1), (1 \times 2),	(2×2), (2×4), (0.5×0.5)								
(1.5×1), (1.5×	2), (3×2), (3×4), (0.75×0.5)								
• Shuttering and scrolling on each 1	:OW								
• Simplified Graphic Display									
Note *1: range depends on display	mode : refer to the manual for details.								

/	Bus	Cycle	Time /	Instruction-	Cycle	Time
---	-----	-------	--------	--------------	-------	------

Bus Cycle Time	Instruction Cycle Time	System Clock Oscillation	Oscillation Frequency	Voltage
0.424µs	0.848µs	Internal VCO	14.156MHz	4.5V to 5.5V
		(Ref : X'tal 32.768kHz)		
7.5µs	15.0µs	Internal RC	800kHz	4.5V to 5.5V
183.1µs	366.2µs	Crystal	32.768kHz	4.5V to 5.5V

■Ports

- Input / Output Ports Data direction programmable in nibble units
- : 5 ports (28 terminals)
- : 1 port (8 terminals)

(If the N-ch open drain output is selected by option, the corresponding port data can be read in output mode.)

Data direction programmable for each bit individually : 4 ports (20 terminals)

• Input port

: 1 port (1 terminal)

- ■AD Converter
 - 5 channels×8-bit AD converters
- ■Serial Interfaces
 - IIC-bus compliant serial interface (Multi-master type) Consists of a single built-in circuit with two I/O channels. The two data lines and two clock lines can be connected internally.
 - Synchronous 8-bit serial interface
- ■PWM Output
 - 3 channels×7-bit PWM
- ■Timer
 - Timer 0 : 16-bit timer/counter
 - With 2-bit prescaler + 8-bit programmable prescaler
 - Mode 0 : Two 8-bit timers with a programmable prescaler
 - Mode 1: 8-bit timer with a programmable prescaler + 8-bit counter
 - Mode 2 : 16-bit timer with a programmable prescaler
 - Mode 3 : 16-bit counter

The resolution of timer is 1 tCYC.

- Timer 1 : 16-bit timer/PWM
 - Mode 0 : Two 8-bit timers
 - Mode 1 : 8-bit timer + 8-bit PWM
 - Mode 2 : 16-bit timer
 - Mode 3 : Variable bit PWM (9 to 16 bits)
 - In mode0/1, the resolution of Timer1/PWM is 1 tCYC
 - In mode2/3, the resolution is selectable by program; tCYC or 1/2 tCYC
- Base timer

Generate every 500ms overflow for a clock application (using 32.768kHz crystal oscillation for the base timer clock) Generate every 976µs, 3.9ms, 15.6ms, 62.5ms overflow (using 32.768kHz crystal oscillation for the base timer clock) Clock for the base timer is selectable from 32.768kHz crystal oscillation, system clock or programmable prescaler output of Timer 0

- Remote Control Receiver Circuit (connected to the P73/INT3/T0IN terminal)
 - Noise rejection function
 - Polarity switching
- ■Watchdog Timer

External RC circuit is required Interrupt or system reset is activated when the timer overflows

ROM Correction Function Max 128 bytes / 2 addresses

■Interrupts

- 15 sources 9 vectored interrupts
 - 1. External Interrupt INT0
 - 2. External Interrupt INT1
 - 3. External Interrupt INT2, Timer/counter TOL (Lower 8 bits)
 - 4. External Interrupt INT3, base timer
 - 5. Timer/counter T0H (Upper 8 bits)
 - 6. Timer T1H,T1L
 - 7. SIO0
 - 8. Vertical synchronous signal interrupt (\overline{VS}), horizontal line (\overline{HS}), AD
 - 9. IIC, Port 0
- Interrupt priority control

Three interrupt priorities are supported (low, high and highest) and multi-level nesting is possible. Low or high priority can be assigned to the interrupts from 3 to 9 listed above. For the external interrupt INT0 and INT1, low or highest priority can be set.

- ■Sub-routine Stack Level
 - A maximum of 128 levels (stack is built in the internal RAM)
- ■Multiplication/division Instruction
 - 16 bits×8 bits (7 instruction cycle times)
 - 16 bits÷8 bits (7 instruction cycle times)
- ■3 Oscillation Circuits
 - Built-in RC oscillation circuit used for the system clock
 - Built-in VCO circuit used for the system clock and OSD
 - X'tal oscillation circuit used for base timer, system clock and PLL reference
- ■Standby Function
 - HALT mode

The HALT mode is used to reduce the power dissipation. In this operation mode, the program execution is stopped. This mode can be released by the interrupt request or the system reset.

• HOLD mode

The HOLD mode is used to stop the oscillations; RC (internal), VCO, and X'tal oscillations. This mode can be released by the following conditions.

- Pull the reset terminal $(\overline{\text{RES}})$ to low level.
- Feed the selected level to either P70/INT0 or P71/INT1.
- Input the interrupt condition to Port 0.
- ■Package
 - DIP42S (Lead-free type)
 - QIP48E (Lead-free type)
- ■Development Tools
 - Flash EEPROM: LC86F3364A
 - Evaluation chip: LC863096
 - Emulator: EVA86000 (main) + ECB863200* or ECB863200A (evaluation chip board)
 - + POD863300 (pod: DIP42S) or POD863301 (pod: QIP48E)
 - * This product is no longer available

Package Dimensions

unit : mm 3025C



Package Dimensions

unit : mm 3156A



Pin Assignments



System Block Diagram



Pin Description

Torminal	140	Eurotion Description	Ontion
	1/0	Pullcion Description	Οριοπ
VSS	-		
XTI			
X12	0		
VDD	-	Positive power supply	
RES		Reset terminal	
FILT	0	Filter terminal for PLL	
VS	1	Vertical synchronization signal input terminal	
HS	I	Horizontal synchronization signal input terminal	
R	0	Red (R) output terminal of RGB image output	
G	0	Green (G) output terminal of RGB image output	
В	0	Blue (B) output terminal of RGB image output	
I	0	Intensity (I) output terminal of RGB image output	
BL	0	Fast blanking control signal	
		Switch TV image signal and OSD image signal	
Port 0	1/0	•8-bit input/output port,	Pull-up resistor
P00 to P07		•Other functions	Output Format
		HOLD release input	CMOS/Nch-OD
		Interrupt input	
Port 1	I/O	•8-bit input/output port	Output Format
P10 to P17		Input/output can be specified in a bit	CMOS/Nch-OD
		•Other functions	
		P10 SIO0 data output	
		P11 SIO0 data input/bus input/output	
		P12 SIOU clock input/output	
		P13 PWM2 output	
		P15 PWM3 output	
		P17 Timer1 (PWM) output	
D 10			
Port 6	1/0	•4-bit input/output port	
P60 to P63		•Other functions	
		P60 IIC0 data I/O	
		P61 IIC0 clock output	
		P62 IIC1 data I/O	
	1		

Continued on next page.

Continued from pr	eceding page								
Terminal	I/O			Fun	ction Descr	iption			Option
Port 7	I/O	•4-bit input/o	utput port						
P70		Input or out	out can be	specified fo	r each bit				
P71 to P73		•Other functi	ons						_
		P70	INT0 in	put/HOLD i	elease inpu	ıt/			
			Nch-Tr	output for	watchdog ti	mer			
		P71	INT1 in	put/HOLD i	elease inpu	ıt			
		P72	INT2 in	put/Timer 0	event inpu	t			
		P73	INT3 in	put (noise i	ejection filte	er connecte	d)/		
			Timer () event inpu	ıt				
		Interrupt rece	eiver forma	t, vector ad					
			Rising	Falling	Rising/ Falling	H level	L level	Vector	
		INT0	enable	enable	disable	enable	enable	03H	
		INT1	enable	enable	disable	enable	enable	0BH	
		INT2	enable	enable	enable	disable	disable	13H	
		INT3	enable	enable	enable	disable	disable	1BH	
Port 8	I	•1-bit input p	ort						
P83		4-bit input/o	utput port						
P84 to P87	I/O	Input or out	out can be	specified fo	r each bit				
		 Other function 	on						
		AD converte	er input por	t (5 lines)					
NC	-	Unused term	inal						
		Leave open							

• Output form and existence of pull-up resistor for all ports can be specified for each bit.

• Programmable pull-up resistor is always connected regardless of port option, CMOS or N-ch open drain output in port 1.

Port status in reset

Terminal	I/O	Pull-up resistor status at selecting pull-up option
Port 0	I	Pull-up resistor OFF, ON after reset release
Port 1	I	Programmable pull-up resistor OFF

			•						
Duri		0 sub-st	Dist				Ratings	6	. 11
Para	meter	Symbol	Pins	Conditions	V _{DD} [V]	min	typ	max	unit
Maximum : voltage	supply	V _{DD} max	V _{DD}			-0.3		+6.5	
Input voltage		V _I (1)	\overline{RES} , \overline{HS} , \overline{VS} , P83			-0.3		V _{DD} +0.3	V
Output volt	tage	V _O (1)	R, G, B, I, BL, FILT			-0.3		V _{DD} +0.3	V
Input/outpu	ut voltage	V _{IO}	Ports 0, 1, 6, 7, 84 to 87			-0.3		V _{DD} +0.3	
High level output current	Peak output	IOPH(1)	Ports 0, 1, 7, 84 to 87	•CMOS output •For each pin.		-4			
	current	IOPH(2)	R, G, B, I, BL	•CMOS output •For each pin.		-5			
	Total	ΣIOAH(1)	Ports 0, 1	Total of all pins.		-20			
	output current	ΣIOAH(2)	Ports 7, 84 to 87	Total of all pins.		-10			
		ΣIOAH(3)	R, G, B, I, BL	Total of all pins.		-15			mA
Low	Peak output	IOPL(1)	Ports 0, 1, 6, 84 to 87	For each pin.				20	
level		IOPL(2)	Port 7	For each pin.				15	
output	current	IOPL(3)	R, G, B, I, BL	For each pin.				5	
current	Total	ΣIOAL(1)	Ports 0, 1	Total of all pins.				40	
	output	ΣIOAL(2)	Ports 6, 7, 84 to 87	Total of all pins.				40	
	current	ΣIOAL(3)	R, G, B, I, BL	Total of all pins.				15	
Maximum	power	Pd max	DIP42S	Ta=-10 to +70°C				715	
dissipation	l		QIP48E					385	mvv
Operating temperature		Topr				-10		+70	
range Storage temperature		Tstg				-55		+125	υ

Absolute Maximum Ratings at $Ta = 25^{\circ}C$, $V_{SS} = 0V$

Deremeter	Cumbol	Dine	Conditions			unit		
Parameter	Symbol	PINS	Conditions	V _{DD} [V]	min	typ	max	unit
Operating	V _{DD} (1)	V _{DD}	0.844µs ≤ tCYC ≤ 0.852µs		4.5		5.5	
supply voltage range	V _{DD} (2)		4μs ≤ tCYC ≤ 400μs		4.5		5.5	
Hold voltage	VHD	V _{DD}	RAMs and the registers data are kept in HOLD mode.		2.0		5.5	
High level input	V _{IH} (1)	Port 0 (Schumitt)	Output disable	4.5 to 5.5	0.6V _{DD}		V _{DD}	
voltage	V _{IH} (2)	Ports 1,6 (Schumitt) Port 7 (Schumitt) port input/interrupt HS, VS, RES (Schumitt)	Output disable	4.5 to 5.5	0.75V _{DD}		V _{DD}	
	V _{IH} (3)	Port 70 Watchdog timer input	Output disable	4.5 to 5.5	V _{DD} -0.5		V _{DD}	v
	V _{IH} (4)	•Port 8 port input	Output disable	4.5 to 5.5	0.7V _{DD}		V _{DD}	
Low level input	V _{IL} (1)	Port 0 (Schumitt)	Output disable	4.5 to 5.5	V _{SS}		0.2V _{DD}	
voltage	V _{IL} (2)	Ports 1,6 (Schumitt) Port 7 (Schumitt) port input/interrupt HS, VS, RES (Schumitt)	Output disable	4.5 to 5.5	V _{SS}		0.25V _{DD}	
	V _{IL} (3)	Port 70 Watchdog timer input	Output disable	4.5 to 5.5	V _{SS}		0.6V _{DD}	
	V _{IL} (4)	Port 8 port input	Output disable	4.5 to 5.5	V _{SS}		0.3V _{DD}	
Operation cycle time	tCYC(1)		•All functions operating	4.5 to 5.5	0.844	0.848	0.852	
	tCYC(2)		•AD converter operating •OSD is not operating	4.5 to 5.5	0.844		30	μs
	tCYC(3)		•OSD and AD converter are not operating	4.5 to 5.5	0.844		400	
Oscillation frequency range	FmRC		Internal RC oscillation	4.5 to 5.5	0.4	0.8	3.0	MHz

Recommended Operating Range at $Ta = -10^{\circ}C$ to $+70^{\circ}C$, $V_{SS} = 0V$

Deremeter	Cumbol	Dina	Conditions			Ratings		unit
Farameter	Symbol	FIIIS	Conditions	V _{DD} [V]	min	typ	max	unit
High level input current	l _{IH} (1)	Ports 0, 1, 6, 7, 8	•Output disable •Pull-up MOS Tr. OFF •VIN ⁼ VDD (including the off-leak current of the output Tr.)	4.5 to 5.5			1	
	I _{IH} (2)	• RES • HS , VS	•V _{IN} =V _{DD}	4.5 to 5.5			1	
Low level input current	I _{IL} (1)	Ports 0, 1, 6, 7, 8	•Output disable •Pull-up MOS Tr. OFF •VIN=VSS (including the off-leak current of the output Tr.)	4.5 to 5.5	-1			μΑ
	I _{IL} (2)	• RES • HS , VS	V _{IN} =V _{SS}	4.5 to 5.5	-1			
High level output voltage	V _{OH} (1)	•CMOS output of ports 0, 1, 71 to 73, 84 to 87	I _{OH} =-1.0mA	4.5 to 5.5	V _{DD} -1			
	V _{OH} (2)	R, G, B, I, BL	I _{OH} =-0.1mA	4.5 to 5.5	V _{DD} -0.5			
Low level output voltage	V _{OL} (1)	Ports 0, 1, 71 to 73, 84 to 87	I _{OL} =10mA	4.5 to 5.5			1.5	
	V _{OL} (2)	Ports 0, 1, 71 to 73, 84 to 87	I _{OL} =1.6mA	4.5 to 5.5			0.4	V
	V _{OL} (3)	•R, G, B, I, BL •Port 6	I _{OL} =3.0mA	4.5 to 5.5			0.4	
	V _{OL} (4)	Port 6	I _{OL} =6.0mA	4.5 to 5.5			0.6	
	V _{OL} (5)	Port 70	I _{OL} =1mA	4.5 to 5.5			0.4	
Pull-up MOS Tr. resistance	Rpu	Ports 0, 1, 7, 84 to 87	V _{OH} =0.9V _{DD}	4.5 to 5.5	13	38	80	kΩ
Bus terminal short circuit resistance (SCL0 to SCL1, SDA0 to SDA1)	RBS	•P60 to P62 •P61 to P63		4.5 to 5.5		130	300	Ω
Hysteresis voltage	VHYS	•Ports 0, 1, 6, 7 • RES • HS , VS	Output disable	4.5 to 5.5		0.1V _{DD}		V
Pin capacitance	СР	All pins	•f=1MHz •Every other terminals are connected to V _{SS} . •Ta=25°C	4.5 to 5.5		10		pF

Electrical Characteristics at $Ta = -10^{\circ}C$ to $+70^{\circ}C$, $V_{SS} = 0V$

Serial Input/Output Characteristics at $Ta = -10^{\circ}C$ to $+70^{\circ}C$, $V_{SS} = 0V$

	Parameter		Cumhal	Dina	Conditions			Rating	S	unit
		Parameter	Symbol	PINS	Conditions	V _{DD} [V]	min	typ	max	unit
	×	Cycle	tCKCY(1)	•SCK0 •SCLK0	Refer to figure 4.		2			
	put cloo	Low Level pulse width	tCKL(1)			4.5 to 5.5	1			
clock	Ч	High Level pulse width	tCKH(1)				1			101/0
Serial	Ś	Cycle	tCKCY(2)	•SCK0 •SCLK0	 Use pull-up resistor (1kΩ) 		2			IC YC
	tput clo	Low Level pulse width	tCKL(2)		when Nch open- drain output.	4.5 to 5.5		1/2tCKCY		
Out	High Level pulse width	tCKH(2)		•Refer to figure 4.			1/2tCKCY			
Dati tn u		ta set up time	tICK	SIO	 Data set-up to SCK0. Data hold from SCK0. Refer to figure 4. 	45455	0.1			
Serial inc	ta hold time	tCKI		4.5 to 5.5		0.1				
output	output (U)	tput delay time sing external clock)	tCKO(1)	SO0	•Data hold from SCK0. •Use pull-up resistor (1k0)	4.5 to 5.5			7/12tCYC +0.2	μs
Serial out	tput delay time sing internal clock)	tCKO(2)	SO0	when Nch open- drain output. •Refer to figure 4.	4.5 to 5.5			1/3tCYC +0.2		

IIC Input/Output Conditions at $Ta = -10^{\circ}C$ to $+70^{\circ}C$, $V_{SS} = 0V$

Deremeter	Symbol	Stan	idard	High spe	unit	
Parameter	Symbol	min	max	min	max	unit
SCL Frequency	fSCL	0	100	0	400	kHz
BUS free time between stop - start	tBUF	4.7	-	1.3	-	μs
HOLD time of start, restart condition	tHD;STA	4.0	-	0.6	-	μs
L time of SCL	tLOW	4.7	-	1.3	-	μs
H time of SCL	tHIGH	4.0	-	0.6	-	μs
Set-up time of restart condition	tSU;STA	4.7	-	0.6	-	μs
HOLD time of SDA	tHD;DAT	0	-	0	0.9	μs
Set-up time of SDA	tSU;DAT	250	-	100	-	ns
Rising time of SDA, SCL	tR	-	1000	20+0.1Cb	300	ns
Falling time of SDA, SCL	tF	-	300	20+0.1Cb	300	ns
Set-up time of stop condition	tSU;STO	4.0	-	0.6	-	μs

Refer to figure 9

Note 1: Cb: Total capacitance of all BUS (unit : pF)

Deremeter	Symbol	Dine	Conditions		Ratings			unit
Parameter	Symbol	PINS	Conditions	V _{DD} [V]	min	typ	max	unit
High/low level	tPIH(1)	•INT0, INT1	 Interrupt acceptable 	4 5 to 5 5	1			
pulse width	tPIL(1)	•INT2/T0IN	 Timer0-countable 	4.5 10 5.5				
	tPIH(2)	INT3/T0IN	 Interrupt acceptable 					
	tPIL(2)	(1tCYC is selected for noise	 Timer0-countable 	4.5 to 5.5	2			
		rejection clock.)						
	tPIH(3)	INT3/T0IN	 Interrupt acceptable 					tCYC
	tPIL(3)	(16tCYC is selected for	 Timer0-countable 	4.5 to 5.5	to 5.5 32			
		noise rejection clock.)						
	tPIH(4)	INT3/T0IN	 Interrupt acceptable 					
	tPIL(4)	(64tCYC is selected for	 Timer0-countable 	4.5 to 5.5	128			
		noise rejection clock.)						
	tPIL(5)	RES	Reset acceptable	4.5 to 5.5	200			
	tPIH(6)	HS, VS	 Display position controllable 					
	tPIL(6)		•The active edge of					
			$\overline{\text{HS}}$ and $\overline{\text{VS}}$ must be apart	4.5 to 5.5	8			μο
			at least 1tCYC.					
			•Refer to figure 6.					
Rising/falling	tTHL	HS	Refer to figure 6.				500	
time	tTLH			4.5 (0 5.5			500	IIS

Pulse Input Conditions at Ta = -10° C to $+70^{\circ}$ C, V_{SS} = 0V

AD Converter Characteristics at $Ta = -10^{\circ}C$ to $+70^{\circ}C$, $V_{SS} = 0V$

Parameter	Symbol	Dine	Operativisaria		Ratings			
		Pins	Conditions	V _{DD} [V]	min	typ	max	unit
Resolution	Ν					8		bit
Absolute precision	ET		(Note 3)				±1.5	LSB
Conversion time	tCAD		ADCR2=0 (Note 4)			16		101/0
			ADCR2=1 (Note 4)	4.5 to 5.5		32		IC YC
Analog input voltage range	VAIN	AN3 to AN7			V _{SS}		V _{DD}	V
Analog port	IAINH		VAIN=V _{DD}				1	
input current	IAINL		VAIN=V _{SS}		-1			μΑ

Note 3: Absolute precision does not include quantizing error (1/2LSB).

Note 4: Conversion time is the time till the complete digital conversion value for analog input value is set to a register after the instruction to start conversion is sent.

Sample Current Dissipation Characteristics at $Ta = -10^{\circ}C$ to $+70^{\circ}C$, $V_{SS} = 0V$

The sample current dissipation characteristics is the measurement result of Sanyo provided evaluation board when the recommended circuit parameters shown in the sample oscillation circuit characteristics are used externally. The currents through the output transistors and the pull-up MOS transistors are ignored.

Description		Dist			Ratings			unit
Parameter	Symbol	Pins	Conditions	V _{DD} [V]	min	typ	max	unit
Current dissipation during basic operation (Note 5)	IDDOP(1)	V _{DD}	•FmX'tal=32.768kHz X'tal oscillation •System clock : VCO •VCO for OSD operating •Internal RC oscillation stops	4.5 to 5.5		8	21	mA
Current dissipation in HALT mode (Note 5)	IDDHALT(1)	V _{DD}	•HALT mode •FmX'tal=32.768kHz X'tal oscillation •System clock : VCO •VCO for OSD stops •Internal RC oscillation stops	4.5 to 5.5		3	9	mA
	IDDHALT(2)	V _{DD}	•HALT mode •FmX'tal=32.768kHz X'tal oscillation •VCO for system stops •VCO for OSD stops •System clock : Internal RC	4.5 to 5.5		300	1000	
	IDDHALT(3)	V _{DD}	•HALT mode •FmX'tal=32.768kHz X'tal oscillation •VCO for system stops •VCO for OSD stops •System clock : X'tal	4.5 to 5.5 45 2		200	μΑ	
Current dissipation in HOLD mode (Note 5)	IDDHOLD	V _{DD}	•HOLD mode •All oscillation stops.	4.5 to 5.5		0.05	20	μΑ

Note 5: The currents through the output transistors and the pull-up MOS transistors are ignored.

Recommended Oscillation Circuit and Sample Characteristics

The sample oscillation circuit characteristics in the table below is based on the following conditions: Recommended circuit parameters are verified by an oscillator manufacturer using a Sanyo provided oscillation evaluation board.

Sample characteristics are the result of the evaluation with the recommended circuit parameters connected externally.

Recommended oscillation circuit and sample characteristics ($Ta = -10^{\circ}C$ to $+70^{\circ}C$)

Frequency	Manufacturer	Oscillator	Recommended circuit parameters				Operating Os supply stabi		llation ing time	Notes
			C1	C2	Rf	Rd	voltage range	typ	max	
32.768kHz	SEIKO EPSON	C-002RX	18pF	18pF	OPEN	390kΩ	4.5 to 5.5V	1.0s	1.5s	

Notes: The oscillation stabilizing time period is the time until the VCO oscillation for the internal system becomes stable after the following conditions. (Refer to Figure 2.)

- 1. The V_{DD} becomes higher than the minimum operating voltage after the power is supplied.
- 2. The HOLD mode is released.

The sample oscillation circuit characteristics may differ applications. For further assistance, please contact with oscillator manufacturer with the following notes in your mind.

- Since the oscillation frequency precision is affected by wiring capacity of the application board, etc., adjust the oscillation frequency on the production board.
- The above oscillation frequency and the operating supply voltage range are based on the operating temperature of -10° C to $+70^{\circ}$ C. For the use with the temperature outside of the range herein, or in the applications requiring high reliability such as car products, please consult with oscillator manufacturer.
- When using the oscillator which is not shown in the sample oscillation circuit characteristics, please consult with Sanyo sales personnel.

Since the oscillation circuit characteristics are affected by the noise or wiring capacity because the circuit is designed with low gain in order to reduce the power dissipation, refer to the following notices.

- The distance between the clock I/O terminal (XT1 terminal XT2 terminal) and external parts should be as short as possible.
- The capacitors' VSS should be allocated close to the microcontroller's GND terminal and be away from other GND.
- The signal lines with rapid state changes or with large current should be allocated away from the oscillation circuit.



Figure 1 Recommended Oscillation Circuit



Reset Time and Oscillation Stabilizing Time



HOLD Release Signal and Oscillation Stabilizing Time

Figure 2 Oscillation Stabilizing Time



Figure 3 Reset Circuit

0.5V_{DD}

AC Timing Measurement Point



Figure 4 Serial Input / Output Test Condition



Figure 5 Pulse Input Timing Condition - 1



Figure 6 Pulse Input Timing Condition - 2



Figure 7 Recommended Interface Circuit



Figure 8 FILT Recommended Circuit Note: Place FILT parts on board as close to the microcontroller as possible.



Figure 9 IIC Timing

- Specifications of any and all SANYO Semiconductor products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Semiconductor Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO Semiconductor products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Semiconductor Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO Semiconductor believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of May, 2006. Specifications and information herein are subject to change without notice.