

LMX9838 Bluetooth® Serial Port Module

1.0 General Description

The National Semiconductor LMX9838 Bluetooth Serial Port module is a fully integrated Bluetooth 2.0 baseband controller, 2.4 GHz radio, crystal, antenna, LDO and discreets; combined to form a complete small form factor (10 mm x 17 mm x 2.0 mm) Bluetooth node.

All hardware and firmware is included to provide a complete solution from antenna through the complete lower and upper layers of the Bluetooth stack, up to the application including the Generic Access Profile (GAP), the Service Discovery Application Profile (SDAP), and the Serial Port Profile (SPP). The module includes a configurable service database to fulfill service requests for additional profiles on the host. Moreover, the LMX9838 is qualified as a Bluetooth endproduct, ready to be used in the end application without additional testing and license cost.

Based on National's CompactRISC® 16-bit processor architecture and Digital Smart Radio technology, the LMX9838 is optimized to handle the data and link management processing requirements of a Bluetooth node.

The firmware supplied in the on-chip ROM memory offers a complete Bluetooth (v2.0) stack including profiles and command interface. This firmware features point-to-point and point-to-multipoint link management supporting data rates up to the theoretical maximum over RFCOMM of 704 kbps. The internal memory supports up to 7 active Bluetooth data links and one active SCO link.


The on-chip Patch RAM provided for lowest cost and risk, allows the flexibility of firmware upgrade.

The module is lead free and RoHS (Restriction of Hazardous Substances) compliant. For more information on those quality standards, please visit our green compliance website at <http://www.national.com/quality/green/>

2.0 Features

- Complete Bluetooth 2.0 Stack including
 - Baseband and Link Manager
 - Protocols: L2CAP, RFCOMM, SDP
 - Profiles: GAP, SDAP, SPP
- High Integration: Includes Antenna, crystal, EEPROM, LDO
- Supporting up to 7 active Bluetooth data links and 1 active SCO link
- Class 2 operation
- UART Command/Data port speed up to 921.6kbts/s
- Advanced Audio Interface for external PCM codec
- Better than -80dBm input sensitivity
- FCC certified: FCC ID: ED9LMX9838
- IC certified: IC-1520A-LMX9838
- CE Self certified
- Bluetooth SIG QD ID: B012394
- Compact Size: 10mm x 17mm x 2.0mm

3.0 Functional Block Diagram



30027913

Bluetooth® is a registered trademark of Bluetooth SIG, Inc. and is used under license by National Semiconductor Corporation.
CompactRISC® is a registered trademark of National Semiconductor Corporation.

4.0 Applications

- Telemedicine/Medical, Industrial and Scientific
- Personal Digital Assistants
- POS Terminals
- Data Logging Systems
- Audio Gateway applications

5.0 Device Details

5.1 HARDWARE

- Baseband and Link Management processors based on Nationals CompactRISC Core
- Embedded ROM and Patch RAM memory
- Auxiliary Host Interface Ports:
 - Link Status
 - Transceiver Status (Tx or Rx)
- Advanced Power Management (APM) features
- Supports low-power mode with optional 32.768 kHz oscillator
- Full Radio path integrated including antenna
- On-chip reference crystal for Bluetooth operation
- Single supply voltage

5.2 FIRMWARE

- Additional Profile support on Host. e.g:
 - Dial Up Networking (DUN)
 - Facsimile Profile (FAX)
 - File Transfer Protocol (FTP)

- Object Push Profile (OPP)
- Synchronization Profile (SYNC)
- Headset (HSP)
- Handsfree Profile (HFP)
- Basic Imaging Profile (BIP)
- Basic Printing Profile (BPP)
- On-chip application including:
 - Default connections
 - Command Interface:
 - Link setup and configuration (also Multipoint)
 - Configuration of the module
 - Service database modifications
 - UART Transparent mode
 - Optimized cable replacement:
 - Automatic transparent mode
 - Event filter

5.3 COMPLIANCE

- FCC compliance (see *Section 19.2.2 FCC Compliance Information*): The device complies with Part 15 of FCC Rules. Operation is subject to the following two conditions:
 - This device may not cause harmful interference
 - This device must accept any interference received, including interference that may cause undesired operation

5.4 PACKAGE

- Complete system interface provided in Lead Grid Array on underside for surface mount assembly


6.0 Ordering Information

TABLE 1. Ordering Information

Order Number	Spec.	Shipment Method
LMX9838SB	NOPB (Note 1)	135 pcs Tray
LMX9838SBX	NOPB (Note 1)	500 pcs Tape & Reel

Note 1: NOPB = No Pb (No Lead)

7.0 Connection Diagram



X-ray - Top View

30027914

8.0 Pad Description

TABLE 2. System Interface Signals

Pad Name	Pad Location	Type	Default Layout	Description
OP3	16	I		OP3: Pin checked during Startup Sequence for configuration option
OP4/PG4	26	OP4: I PG4: I/O		OP4: Pin checked during Startup Sequence for configuration option PG4: GPIO
OP5	25	I/O		OP5: Pin checked during Startup Sequence for configuration option
32K-	28	O	NC (if not used)	32.768 kHz Crystal Oscillator
32K+	27	I	GND (if not used)	32.768 kHz Crystal Oscillator

TABLE 3. UART Interface Signals

Pad Name	Pad Location	Type	Default Layout	Description
RXD	12	I		Host Serial Port Receive Data
TXD	13	O		Host Serial Port Transmit Data
RTS# (Note 2)	14	O	NC (if not used)	Host Serial Port Request To Send (active low)
CTS# (Note 3)	15	I	GND (if not used)	Host Serial Port Clear To Send (active low)

Note 2: Treat As No Connect If RTS is not used. Pad required for mechanical stability.

Note 3: Connect to GND if CTS is not use.

TABLE 4. Auxiliary Ports Interface Signals

Pad Name	Pad Location	Type	Default Layout	Description
RESET#	2	I	Low active, either NC or connect to host	Module Reset (active low)
XOSCEN	8	O		Host main Clock Request. Toggles with Main crystal (X1) enable/disable
PG6	7	I/O		GPIO - Default setup LINK STATUS indication
PG7	19	I/O		GPIO - Default setup RF traffic LED indication

TABLE 5. Audio Interface Signals

Pad Name	Pad Location	Type	Default Layout	Description
SCLK	20	I/O		Audio PCM Interface Clock
SFS	21	I/O		Audio PCM Interface Frame Synchronization
STD	22	O		Audio PCM Interface Transmit Data Output
SRD	23	I		Audio PCM Interface Receive Data Input

TABLE 6. Power, Ground and No Connect Signals

Pad Name	Pad Location	Type	Default Layout	Description
MV _{CC}	6	I		Module internal Voltage Regulator Input
V _{CC} -CORE	9	I/O		Voltage Regulator Input/Output
V _{CC}	10	I		Voltage Regulator Input Baseband
V _{CC} -IO	11	I		Power Supply I/O
GND	3,4,17,18,24, 29,30,31,32	I	GND	Must be connected to ground plane
NC	1,5,33,34,35, 36,37,38,39,40		NC	Place Pads for stability. See <i>Section 21.0 Physical Dimensions</i>
NC	41,42,43,44,45, 46,47,48,49,50, 51,52,53,54,55, 56,57,58,59,60, 61,62,63,64,65, 66,67,68,69,70		NC	DO NOT PLACE ANY PADS. See <i>Section 21.0 Physical Dimensions</i>


9.0 Application Diagrams

The following diagrams show two application examples for LMX9838 implementations.

Figure 1 illustrates a cable replacement application, requiring the physical UART interface to a data device like a sensor. The LMX9838 just waits for an incoming link and forwards data between the data device and the bluetooth link. PG6 acts as active link indicator and is used to enable the data transfer from the sensor. A 32.768kHz crystal may be used to reduce power consumption while waiting for the incoming link.


Figure 2 shows an example for the connection to a host controller, which can include a simple application to control the LMX9838. The figure also includes the connection to a PCM codec, in case the host controller application includes an audio profile. Reset, OP4 and OP5 are controlled by the host for full control of the LMX9838 status.

Please refer to Section 16.0 Application Notes for more detailed descriptions for LMX9838 designs.



30027901

FIGURE 1. Example For A Cable Replacement Application



30027916

FIGURE 2. Example For Host Controller Based Application With Audio Support

10.0 General Specifications

Absolute Maximum Ratings (see *Table 7*) indicate limits beyond which damage to the device may occur. Operating Ratings (

see *Table 8*) indicate conditions for which the device is intended to be functional.

This device is a high performance RF integrated circuit and is ESD sensitive. Handling and assembly of this device should be performed at ESD free workstations.

The following conditions are true unless otherwise stated in the tables below:

- $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$
- $V_{CC} = 3.3\text{V}$
- RF system performance specifications are guaranteed on National Semiconductor FlagStaff board rev 2.1 evaluation platform

TABLE 7. Absolute Maximum Ratings

Symbol	Parameter	Min	Max	Unit
V_{CC}	Digital Voltage Regulator input	-0.2	4	V
V_I	Voltage on any pad with GND = 0V	-0.2	$V_{CC} + 0.2$	V
T_S	Storage Temperature Range	-65	+150	$^{\circ}\text{C}$
T_{LNOPB}	Lead Temperature NOPB (Note 4),(Note 5) (solder 40 sec.)		250	$^{\circ}\text{C}$
ESD_{HBM}	ESD - Human Body Model		2000	V
ESD_{MM}	ESD - Machine Model		200 (Note 6)	V
ESD_{CDM}	ESD - Charge Device Model		250	V

Note 4: Reference IPC/JDEC J-STD-20C spec.

Note 5: NOPB = No Pb (No Lead).

Note 6: A 200V ESD rating applies to all pins except Antenna Pins.

TABLE 8. Recommended Operating Conditions

Symbol	Parameter	Min	Typ	Max	Unit
MV_{CC}	Module internal Voltage Regulator input	3.0	3.3	3.6	V
V_{CC}	Digital Voltage Regulator input	2.5	3.3	3.6	V
T_R	Digital Voltage Regulator Rise Time			10	μs
T_A	Ambient Operating Temperature Range Fully Functional Bluetooth Node	-40	+25	+85	$^{\circ}\text{C}$
V_{CC_I} (Note 7)	Supply Voltage Digital I/O	1.8	3.3	3.6	V
V_{CC_CORE}	Supply Voltage Output (Note 8)		1.8		V

Note 7: V_{CC} must be $> (V_{CC_IO} - 0.5\text{V})$ to avoid backdrive supply.

Note 8: Should not be used for external supplies

Power Supply Requirements (Notes 9, 10)

Symbol	Parameter	Min	Typ (Note 11)	Max	Unit
I_{CC_TX}	Power supply current for continuous transmit			65	mA
I_{CC_RX}	Power supply current for continuous receive			65	mA
I_{RXSL}	Receive Data in SPP Link, Slave		26		mA
I_{RXM}	Receive Data in SPP Link, Master		23		mA
I_{SnM}	Sniff Mode, Sniff interval 1 second		6.5		mA
I_{SC_TLDIS}	Scanning, No Active Link, TL Disabled		1.1		mA

Note 9: Power supply requirements based on Class II output power.

Note 10: Based on UART Baudrate 115.2kbit/s.

Note 11: $V_{CC} = 3.3\text{V}$, Ambient Temperature = $+25^{\circ}\text{C}$.

10.1 DC CHARACTERISTICS

Digital DC Characteristics

Symbol	Parameter	Condition	Min	Max	Units
V_{IH}	Logical 1 Input Voltage high (except oscillator I/O)	$3.0V \leq V_{CC} \leq 3.6V$	2.0	$V_{CC} + 0.2$	V
V_{IL}	Logical 0 Input Voltage low (except oscillator I/O)	$3.0V \leq V_{CC} \leq 3.6V$	-0.2	0.8	V
V_{HYS}	Hysteresis Loop Width (Note 12)		$0.1 \times V_{CC}$		V
I_{OH}	Logical 1 Output Current	$V_{OH} = 2.4V,$ $V_{CC} = 3.0V$	-10		mA
I_{OL}	Logical 0 Output Current	$V_{OH} = 0.4V,$ $V_{CC} = 3.0V$	10		mA

Note 12: Guaranteed by design.

10.2 RF PERFORMANCE CHARACTERISTICS

In the performance characteristics tables the following applies:

- All tests performed are based on Bluetooth Test Specification revision 2.0
- All tests are measured at antenna port unless otherwise specified
- $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$
- $V_{DD-RF} = 2.8V$ unless otherwise specified

RF system performance specifications are guaranteed on National Semiconductor Flagstaff board rev 2.1 evaluation platform.

Receiver Performance Characteristics

Symbol	Parameter	Condition	Min	Typ (Note 13)	Max	Unit	
RX_{sense}	Receive Sensitivity	BER < 0.001	2.402 GHz		-80	-76	dBm
			2.441 GHz		-80	-76	dBm
			2.480 GHz		-80	-76	dBm
PinRF	Maximum Input Level		-10	0		dBm	
IMP (Note 14)	Intermodulation Performance	$F_1 = +3$ MHz, $F_2 = +6$ MHz, $P_{inRF} = -64$ dBm	-38	-36		dBm	
RSSI	RSSI Dynamic Range at LNA Input		-72		-52	dBm	
OOB (Note 14)	Out Of Band Blocking Performance	$P_{inRF} = -10$ dBm, 30 MHz < F_{CWI} < 2 GHz, BER < 0.001	-10			dBm	
		$P_{inRF} = -27$ dBm, 2000 MHz < F_{CWI} < 2399 MHz, BER < 0.001	-27			dBm	
		$P_{inRF} = -27$ dBm, 2498 MHz < F_{CWI} < 3000 MHz, BER < 0.001	-27			dBm	
		$P_{inRF} = -10$ dBm, 3000 MHz < F_{CWI} < 12.75 GHz, BER < 0.001	-10			dBm	

Note 13: Typical operating conditions are at 2.75V operating voltage and 25°C ambient temperature.

Note 14: The $f_0 = -64$ dBm Bluetooth modulated signal, $f_1 = -39$ dBm sine wave, $f_2 = -39$ dBm Bluetooth modulated signal, $f_0 = 2f_1 - f_2$, and $|f_2 - f_1| = n * 1\text{MHz}$, where n is 3, 4, or 5. For the typical case, n = 3.

Transmitter Performance Characteristics

Symbol	Parameter	Condition	Min	Typ (Note 13)	Max	Unit
P _{OUTRF}	Transmit Output Power	2.402 GHz	-4	0	+3	dBm
		2.441 GHz	-4	0	+3	dBm
		2.480 GHz	-4	0	+3	dBm
MOD ΔF1 _{AVG}	Modulation Characteristics	Data = 00001111	140	165	175	kHz
MOD ΔF2 _{MAX} (Note 16)	Modulation Characteristics	Data = 10101010	115	125		kHz
ΔF2 _{AVG} /DF1 _{AVG} (Note 17)	Modulation Characteristics		0.8			
20 dB Bandwidth					1000	kHz
P _{OUT} 2*f ₀ (Note 18)	PA 2 nd Harmonic Suppression	Maximum gain setting: f ₀ = 2402 MHz, P _{out} = 4804 MHz			-30	dBm
Z _{RFOUT} (Note 19)	RF Output Impedance/Input Impedance of RF Port (RF_inout)	P _{out} @ 2.5 GHz		47		Ω

Note 15: Typical operating conditions are at 2.75V operating voltage and 25°C ambient temperature.

Note 16: ΔF2max ≥ 115 kHz for at least 99.9% of all Δf2max.

Note 17: Modulation index set between 0.28 and 0.35.

Note 18: Out-of-Band spurs only exist at 2nd and 3rd harmonics of the CW frequency for each channel.

Note 19: Not tested in production.

Synthesizer Performance Characteristics

Symbol	Parameter	Condition	Min	Typ	Max	Unit
f _{VCO}	VCO Frequency Range		2402		2480	MHz
t _{LOCK}	Lock Time	f ₀ ± 20 kHz		120		μs
Δf ₀ offset (Note 20)	Initial Carrier Frequency Tolerance	During preamble	-75	0	75	kHz
Δf ₀ drift (Note 20)	Initial Carrier Frequency Drift	DH1 data packet	-25	0	25	kHz
		DH3 data packet	-40	0	40	kHz
		DH5 data packet	-40	0	40	kHz
		Drift Rate	-20	0	20	kHz/50μs
t _D - Tx	Transmitter Delay Time	From Tx data to antenna		4		μs

Note 20: Frequency accuracy is dependent on crystal oscillator chosen. The crystal must have a cumulative accuracy of < +/-20ppm to meet Bluetooth specifications.

Note: All RF parameters are tested prior to the antenna.

11.0 Functional Description

11.1 BASEBAND AND LINK MANAGEMENT PROCESSORS

Baseband and Lower Link control functions are implemented using a combination of National Semiconductor's CompactRISC 16-bit processor and the Bluetooth Lower Link Controller. These processors operate from integrated ROM memory and RAM and execute on-board firmware implementing all Bluetooth functions.

11.1.1 Bluetooth Lower Link Controller

The integrated Bluetooth Lower Link Controller (LLC) complies with the Bluetooth Specification version 2.0 and implements the following functions:

- Adaptive Frequency Hopping
- Interlaced Scanning
- Fast Connect

- Support for 1, 3, and 5 slot packet types
- 79 Channel hop frequency generation circuitry
- Fast frequency hopping at 1600 hops per second
- Power management control
- Access code correlation and slot timing recovery

11.1.2 Bluetooth Upper Layer Stack

The integrated upper layer stack is prequalified and includes the following protocol layers:

- L2CAP
- RFCOMM
- SDP

11.1.3 Profile Support

The on-chip application of the LMX9838 allows full stand-alone operation, without any Bluetooth protocol layer necessary outside the module. It supports the Generic Access Profile (GAP), the Service Discovery Application Profile (SDAP), and the Serial Port Profile (SPP).

The on-chip profiles can be used as interfaces to additional profiles executed on the host. The LMX9838 includes a configurable service database to answer requests with the profiles supported.

11.1.4 Application With Command Interface

The module supports automatic slave operation eliminating the need for an external control unit. The implemented transparent option enables the chip to handle incoming data raw, without the need for packaging in a special format. The device uses a pin to block unallowed connections. This pincode can be fixed or dynamically set.

Acting as master, the application offers a simple but versatile command interface for standard Bluetooth operation like inquiry, service discovery, or serial port connection. The firmware supports up to seven slaves. Default Link Policy settings and a specific master mode allow optimized configuration for the application specific requirements. See *Section 13.0 Integrated Firmware*.

11.1.5 Memory

The LMX9838 introduces 16 kB of combined system and Patch RAM memory that can be used for data and/or code upgrades of the ROM based firmware. Due to the flexible startup used for the LMX9838 operating parameters like the Bluetooth Device Address (BD_ADDR) are defined during boot time. This allows reading out the parameters of an internal EEPROM or programming them directly over UART.

11.2 TRANSPORT PORT - UART

The LMX9838 provides one Universal Asynchronous Receiver Transmitter (UART). The UART interface consists out of Receive (RX), Transmit (TX), Ready-to-Send (RTS) and Clear-to-Send signals. RTS and CTS are used for hardware handshaking between the host and the LMX9838. Since the LMX9838 acts as gateway between the bluetooth and the UART interface, National Semiconductor recommends to use the handshaking signals especially for transparent operation. In case two signals are used CTS needs to be pulled to GND. Please refer also to "LMX9838 Software User's Guide" for detailed information on 2-wire operation.

The UART interface supports formats of 8-bit data with or without parity, with one or two stop bits. It can operate at standard baud rates from 2400bits/s up to a maximum baud rate of 921.6kbits/s. DMA transfers are supported to allow for fast processor independent receive and transmit operation.

The UART baudrate is configured during startup by checking option pins OP3, OP4 and OP5. *Table 10* gives the correspondence between the OP pins settings and the UART speed.

The UART offers wakeup from the power save modes via the multi-input wakeup module. When the LMX9838 is in low power mode, RTS# and CTS# can function as Host_WakeUp and Bluetooth_WakeUp respectively. *Table 9* represents the operational modes supported by the firmware for implementing the transport via the UART.

TABLE 9. UART Operation Modes

Item	Range	Default at Power-Up
Baud Rate	2.4 to 921.6 kbits/s	Either configured by option pins, NVS
Flow Control	RTS#/CTS# or None	RTS#/CTS#
Parity	Odd, Even, None	None
Stop Bits	1,2	1
Data Bits	8	8

TABLE 10. UART Frequency Settings

OP3 (Note 21)	OP4 (Note 22)	OP5 (Note 23)	Function
1	0	0	UART speed read from NVS
1	0	1	UART speed 9.6 kbps
1	1	0	UART speed 115.2 kbps
1	1	1	UART speed 921.6 kbps

Note 21: If OP3 is 1, must use 1K pull up

Note 22: If OP4 is 1, must use 1K pull up

Note 23: If OP5 is 1, must use 1K pull up

11.3 AUDIO PORT

11.3.1 Advanced Audio Interface

The Advanced Audio Interface (AAI) is an advanced version of the Synchronous Serial Interface (SSI) that provides a full-duplex communications port to a variety of industry-standard 13/14/15/16-bit linear or 8-bit log PCM codecs, DSPs, and other serial audio devices.

The interface allows the support one codec or interface. The firmware selects the desired audio path and interface configuration by a parameter that is located in RAM (imported from

non-volatile storage or programmed during boot-up). The audio path options include the OKI MSM7717 codec, the Winbond W681360/W681310 codecs and the PCM slave through the AAI.

In case an external codec or DSP is used the LMX9838 audio interface generates the necessary bit and frame clock driving the interface.

Table 11 summarizes the audio path selection and the configuration of the audio interface at the specific modes.

The LMX9838 supports one SCO link.

TABLE 11. Audio Path Configuration

Audio setting	Interface	Format	AAI Bit Clock	AAI Frame Clock	AAI Frame Sync Pulse Length
OKI MSM7717	Advanced audio interface	8-bit log PCM (a-law only)	480 kHz	8 kHz	14 Bits
OKI MSM7717	Advanced audio interface	8-bit log PCM (a-law only)	520 kHz	8 kHz	14 Bits
Winbond W681310	Advanced audio interface	8-bit log PCM A-law and u-law	520 kHz	8 kHz	14 Bits
Winbond W681360	Advanced audio interface	13-bit linear	520 kHz	8 kHz	13 Bits
PCM slave (Note 24)	Advanced audio interface	8/16 bits	128 - 1024 kHz	8 kHz	8/16 Bits

Note 24: In PCM slave mode, parameters are stored in NVS. Bit clock and frame clock must be generated by the host interface.

PCM slave configuration example: PCM slave uses the slot 0, 1 slot per frame, 16 bit linear mode, long frame sync, normal frame sync. In this case, 0x03E0 should be stored in NVS. See “LMX9838 Software Users Guide” for more details.

11.4 AUXILIARY PORTS

11.4.1 RESET#

The RESET# is active low and will put radio and baseband into reset.

11.4.2 General Purpose I/Os

The LMX9838 offers 3 pins which either can be used as indication and configuration pins or can be used for General Purpose functionality. The selection is made out of settings derived out of the power up sequence.

In General Purpose configuration the pins are controlled hardware specific commands giving the ability to set the direction, set them to high or low or enable a weak pull-up.

In alternate function the pins have pre-defined indication functionality. Please see *Table 12* for a description on the alternate indication functionality.

TABLE 12. Alternate GPIO Pin Configuration

Pin	Description
OP4/PG4	Operation Mode pin to configure Transport Layer settings during boot-up
PG6	GPIO - Link Status indication
PG7	RF Traffic indication

12.0 Digital Smart Radio

12.1 FUNCTIONAL DESCRIPTION

The integrated Digital Smart Radio utilizes a heterodyne receiver architecture with a low intermediate frequency (2 MHz) such that the intermediate frequency filters can be integrated on chip. The receiver consists of a low-noise amplifier (LNA) followed by two mixers. The intermediate frequency signal processing blocks consist of a poly-phase bandpass filter (BPF), two hard-limiters (LIM), a frequency discriminator (DET), and a post-detection filter (PDF). The received signal level is detected by a received signal strength indicator (RSSI).

The received frequency equals the local oscillator frequency (fLO) plus the intermediate frequency (fIF):

$$f_{RF} = f_{LO} + f_{IF} \text{ (supradyn)}$$

The radio includes a synthesizer consisting of a phase detector, a charge pump, an (off-chip) loop-filter, an RF-frequency divider, and a voltage controlled oscillator (VCO).

The transmitter utilizes IQ-modulation with bit-stream data that is gaussian filtered. Other blocks included in the transmitter are a VCO buffer and a power amplifier (PA).

12.2 RECEIVER FRONT-END

The receiver front-end consists of a low-noise amplifier (LNA) followed by two mixers and two low-pass filters for the I- and Q-channels.

The intermediate frequency (IF) part of the receiver front-end consists of two IF amplifiers that receive input signals from the mixers, delivering balanced I- and Q-signals to the poly-phase bandpass filter. The poly-phase bandpass filter is directly followed by two hard-limiters that together generate an AD-converted RSSI signal.

12.2.1 Poly-Phase Bandpass Filter

The purpose of the IF bandpass filter is to reject noise and spurious (mainly adjacent channel) interference that would otherwise enter the hard limiting stage. In addition, it takes care of the image rejection.

The bandpass filter uses both the I- and Q-signals from the mixers. The out-of-band suppression should be higher than 40 dB (f<1 MHz, f>3 MHz). The bandpass filter is tuned over process spread and temperature variations by the autotuner circuitry. A 5th order Butterworth filter is used.

12.2.2 Hard-Limiter and RSSI

The I- and Q-outputs of the bandpass filter are each followed by a hard-limiter. The hard-limiter has its own reference current. The RSSI (Received Signal Strength Indicator) measures the level of the RF input signal.

The RSSI is generated by piece-wise linear approximation of the level of the RF signal. The RSSI has a mV/dB scale, and an analog-to-digital converter for processing by the baseband circuit. The input RF power is converted to a 5-bit value. The RSSI value is then proportional to the input power (in dBm).

The digital output from the ADC is sampled on the BPKTCTL signal low-to-high transition.

12.3 RECEIVER BACK-END

The hard-limiters are followed by a two frequency discriminators. The I-frequency discriminator uses the 90° phase-shifted signal from the Q-path, while the Q-discriminator uses the 90° phase-shifted signal from the I-path. A poly-phase band-pass filter performs the required phase shifting. The output signals of the I- and Q-discriminator are subtracted and filtered by a low-pass filter. An equalizer is added to improve the eye-pattern for 101010 patterns.

After equalization, a dynamic AFC (automatic frequency offset compensation) circuit and slicer extract the RX_DATA from the analog data pattern. It is expected that the Eb/No of the demodulator is approximately 17 dB.

12.3.1 Frequency Discriminator

The frequency discriminator gets its input signals from the limiter. A defined signal level (independent of the power supply voltage) is needed to obtain the input signal. Both inputs of the frequency discriminator have limiting circuits to optimize performance. The bandpass filter in the frequency discriminator is tuned by the autotuning circuitry.

12.3.2 Post-Detection Filter and Equalizer

The output signals of the FM discriminator first go through a post-detection filter and then through an equalizer. Both the post-detection filter and equalizer are tuned to the proper frequency by the autotuning circuitry. The post-detection filter is a low-pass filter intended to suppress all remaining spurious signals, such as the second harmonic (4 MHz) from the FM detector and noise generated after the limiter.

The post-detection filter also helps for attenuating the first adjacent channel signal. The equalizer improves the eye-opening for 101010 patterns. The post-detection filter is a third order Butterworth filter.

12.4 AUTOTUNING CIRCUITRY

The autotuning circuitry is used for tuning the bandpass filter, the detector, the post-detection filter, the equalizer, and the transmit filters for process and temperature variations. The circuit also includes an offset compensation for the FM detector.

12.5 SYNTHESIZER

The synthesizer consists of a phase-frequency detector, a charge pump, a low-pass loop filter, a programmable frequency divider, a voltage-controlled oscillator (VCO), a delta-sigma modulator, and a lookup table.

The frequency divider consists of a divide-by-2 circuit (divides the 5 GHz signal from the VCO down to 2.5 GHz), a divide-by-8-or-9 divider, and a digital modulus control. The delta-sigma modulator controls the division ratio and also generates an input channel value to the lookup table.

12.5.1 Phase-Frequency Detector

The phase-frequency detector is a 5-state phase-detector. It responds only to transitions, hence phase-error is independent of input waveform duty cycle or amplitude variations. Loop lockup occurs when all the negative transitions on the inputs, F_REF and F_MOD, coincide. Both outputs (i.e., Up and Down) then remain high. This is equal to the zero error mode. The phase-frequency detector input frequency range operates at 12 MHz.

12.6 TRANSMITTER CIRCUITRY

The transmitter consists of ROM tables, two Digital to Analog (DA) converters, two low-pass filters, IQ mixers, and a power amplifier (PA).

The ROM tables generate a digital IQ signal based on the transmit data. The output of the ROM tables is inserted into IQ-DA converters and filtered through two low-pass filters. The two signal components are mixed up to 2.5 GHz by the TX mixers and added together before being inserted into the transmit PA.

12.6.1 IQ-DA Converters and TX Mixers

The ROM output signals drive an I- and a Q-DA converter. Two Butterworth low-pass filters filter the DA output signals. The 6 MHz clock for the DA converters and the logic circuitry around the ROM tables are derived from the autotuner.

The TX mixers mix the balanced I- and Q-signals up to 2.4-2.5 GHz. The output signals of the I- and Q-mixers are summed.

12.7 32 kHz Oscillator

An oscillator is provided (see Figure 3) that is tuned to provide optimum performance and low-power consumption while operating with a 32.768 kHz crystal. An external crystal clock network is required between the 32k+ clock input (pad 27) and the 32k- clock output (pad 28) signals. The oscillator is built in a Pierce configuration and uses two external capacitors. Table 13 provides the oscillator's specifications.

In case the 32kHz is not used, it is recommended to leave 32k- open and connect 32k+ to GND.




FIGURE 3. 32.768 kHz Oscillator

TABLE 13. 32.768 kHz Oscillator Specifications

Symbol	Parameter	Condition	Min	Typ	Max	Unit
V _{DD}	Supply Voltage		1.62	1.8	1.98	V
I _{DDACT}	Supply Current (Active)			2		μA
f	Nominal Output Frequency			32.768		kHz
V _{PPOSC}	Oscillating Amplitude			1.8		V
	Duty Cycle		40	-	60	%


13.0 Integrated Firmware

The LMX9838 includes the full Bluetooth stack up to RF-Comm to support the following profiles:

- GAP (Generic Access Profile)
- SDAP (Service Discovery Application Profile)
- SPP (Serial Port Profile)

Figure 4 shows the Bluetooth protocol stack with command interpreter interface. The command interpreter offers a number of different commands to support the functionality given by the different profiles. Execution and interface timing is handled by the control application.

The chip has an internal data area in RAM that includes the parameters shown in Table 14.



30027920

FIGURE 4. LMX9838 Software Implementation

13.1 FEATURES

13.1.1 Operation Modes

On boot-up, the application configures the module following the parameters in the data area.

Automatic Operation

No Default Connections Stored:

In Automatic Operation the module is connectable and discoverable and automatically answers to service requests. The command interpreter listens to commands and links can be set up. The full command list is supported.

If connected by another device, the module sends an event back to the host, where the RfComm port has been connected, and switches to transparent mode.

Default Connections Stored:

If default connections were stored on a previous session, once the LMX9838 is reset, it will attempt to connect each device stored within the data RAM three times. The host will be notified about the success of the link setup via a link status event. **Non-Automatic Operation** In Non-Automatic Operation, the LMX9838 does not check the default connections section within the Data RAM. If connected by another device, it will NOT switch to transparent mode and continue to interpret data sent on the UART.

Non-Automatic Operation

In Non-Automatic Operation, the LMX9838 does not check the default connections section within the Data RAM. If connected by another device, it will NOT switch to transparent mode and continue to interpret data sent on the UART.

Transparent Mode

The LMX9838 supports transparent data communication from the UART interface to a bluetooth link.

If activated, the module does not interpret the commands on the UART which normally are used to configure and control the module. The packages don't need to be formatted as described in Table 16. Instead all data are directly passed through the firmware to the active bluetooth link and the remote device.

Transparent mode can only be supported on a point-to-point connection. To leave Transparent mode, the host must send a UART_BREAK signal to the module.

Force Master Mode

In Force Master mode tries to act like an access point for multiple connections. For this it will only accept the link if a Master/slave role switch is accepted by the connecting device. After successful link establishment the LMX9838 will be Master and available for additional incoming links. On the first incoming link the LMX9838 will switch to transparent depending on the setting for automatic or command mode. Additional links will only be possible if the device is not in transparent mode.

13.1.2 Default Connections

The LMX9838 supports the storage of up to 3 devices within its NVS. Those connections can either be connected after reset or on demand using a specific command.

13.1.3 Event Filter

The LMX9838 uses events or indicators to notify the host about successful commands or changes at the bluetooth interface. Depending on the application the LMX9838 can be configured. The following levels are defined:

- No Events:
 - The LMX9838 is not reporting any events. Optimized for passive cable replacement solutions.
- Standard LMX9838 events:
 - Only necessary events will be reported.
- All events:
 - Additional to the standard all changes at the physical layer will be reported.

13.1.4 Default Link Policy

Each Bluetooth Link can be configured to support M/S role switch, Hold Mode, Sniff Mode and Park Mode. The default link policy defines the standard setting for incoming and outgoing connections.

13.1.5 Audio Support

The LMX9838 offers commands to establish and release synchronous connections (SCO) to support Headset or Hands-free applications. The firmware supports one active link with all available package types (HV1, HV2, HV3), routing the audio data between the bluetooth link and the advanced audio interface. In order to provide the analog data interface, an external audio codec is required. The LMX9838 includes a list of codecs which can be used.

TABLE 14. Operation Parameters Stored in LMX9838

Parameter	Default Value	Description
BDADDR	Preprogrammed by National	Bluetooth device address
Local Name	Serial port device	
PinCode	0000	Bluetooth PinCode
Operation Mode	Automatic ON	Automatic mode ON or OFF
Default Connections	0	Up to seven default devices to connect to
SDP Database	1 SPP entry: Name: COM1 Authentication and encryption enabled	Service discovery database, control for supported profiles
UART Speed	9600	Sets the speed of the physical UART interface to the host
UART Settings	1 Stop bit, parity disabled	Parity and stop bits on the hardware UART interface
Ports to Open	0000 0001	Defines the RfComm ports to open
Link Keys	No link keys	Link keys for paired devices
Security Mode	2	Security mode
Page Scan Mode	Connectable	Connectable/Not connectable for other devices
Inquiry Scan Mode	Discoverable	Discoverable/Not Discoverable/Limited Discoverable for other devices
Default Link Policy	All modes allowed	Configures modes allowed for incoming or outgoing connections (Role switch, Hold mode, Sniff mode...)
Default Link Timeout	20 seconds	The Default Link Timeout configures the timeout, after which the link is assumed lost, if no packages have been received from the remote device
Event Filter	Standard LMX9838 events reported	Defines the level of reporting on the UART - no events - standard events - standard including ACL link events
Default Audio Settings	none	Configures the settings for the external codec and the air format. • Codecs: - Winbond W681360 - OKI MSM7717 / Winbond W681310 - PCM Slave • Air Format: - CVSD - μ -Law - A-Law

14.0 Low Power Modes

The LMX9838 supports different Low Power Modes to reduce power in different operating situations. The modular structure of the LMX9838 allows the firmware to power down unused modules.

The Low power modes have influence on:

- UART transport layer
 - enabling or disabling the interface
- Bluetooth Baseband activity
 - firmware disables LLC and Radio if possible

14.1 POWER MODES

The following LMX9838 power modes, which depend on the activity level of the UART transport layer and the radio activity are defined:


The radio activity level mainly depends on application requirements and is defined by standard bluetooth operations like inquiry/page scanning or an active link.

A remote device establishing or disconnecting a link may also indirectly change the radio activity level.

The UART transport layer by default is enabled on device power up. In order to disable the transport layer the command “Disable Transport Layer” is used. Thus only the Host side command interface can disable the transport layer. Enabling the transport layer is controlled by the HW Wakeup signalling. This can be done from either the Host or the LMX9838. See also “LMX9838 Software User’s Guide” for detailed information on timing and implementation requirements.

TABLE 15. Power Mode Activity

Power Mode	UART Activity	Radio Activity	Reference Clock
PM0	OFF	OFF	none
PM1	ON	OFF	Main Clock
PM2	OFF	Scanning	Main Clock / 32.768 kHz
PM3	ON	Scanning	Main Clock
PM4	OFF	SPP Link	Main Clock
PM5	ON	SPP Link	Main Clock



30027921

FIGURE 5. Transition between different Hardware Power Modes

14.2 ENABLING AND DISABLING UART TRANSPORT

14.2.1 Hardware Wakeup Functionality

In certain usage scenarios the host is able to switch off the transport layer of the LMX9838 in order to reduce power consumption. Afterwards both devices, host and LMX9838 are able to shut down their UART interfaces.

In order to save system connections the UART interface is reconfigured to hardware wakeup functionality. For a detailed timing and command functionality please see also the “LMX9838 Software User’s Guide”. The interface between host and LMX9838 is defined as described in *Figure 6*.




FIGURE 6. UART NULL Modem Connection

14.2.2 Disabling the UART transport layer

The Host can disable the UART transport layer by sending the “Disable Transport Layer” Command. The LMX9838 will empty its buffers, send the confirmation event and disable its UART interface. Afterwards the UART interface will be re-configured to wake up on a falling edge of the CTS pin.

14.2.3 LMX9838 enabling the UART interface

As the Transport Layer can be disabled in any situation the LMX9838 must first make sure the transport layer is enabled before sending data to the host. Possible scenarios can be incoming data or incoming link indicators. If the UART is not enabled the LMX9838 assumes that the Host is sleeping and waking it up by activating RTS. To be able to react on that Wake up, the host has to monitor the CTS pin.

As soon as the host activates its RTS pin, the LMX9838 will first send a confirmation event and then start to transmit the events.

14.2.4 Enabling the UART transport layer from the host

If the host needs to send data or commands to the LMX9838 while the UART Transport Layer is disabled it must first assume that the LMX9838 is sleeping and wake it up using its RTS signal. When the LMX9838 detects the Wake-Up signal it activates the UART HW and acknowledges the Wake-Up signal by settings its RTS. Additionally the Wake up will be confirmed by a confirmation event. When the Host has received this “Transport Layer Enabled” event, the LMX9838 is ready to receive commands.

15.0 Command Interface

The LMX9838 offers Bluetooth functionality in either a self contained slave functionality or over a simple command interface. The interface is listening on the UART interface.

The following sections describe the protocol transported on the UART interface between the LMX9838 and the host in command mode (see *Figure 7*). In Transparent mode, no data framing is necessary and the device does not listen for commands.

15.1 FRAMING

The connection is considered “Error free”. But for packet recognition and synchronization, some framing is used.

All packets sent in both directions are constructed per the model shown in *Table 16*.

15.1.1 Start and End Delimiter

The “STX” char is used as start delimiter: STX = 0x02. ETX = 0x03 is used as end delimiter.

15.1.2 Packet Type ID

This byte identifies the type of packet. See *Table 17* for details.

15.1.3 Opcode

The opcode identifies the command to execute. The opcode values can be found within the “LMX9838 Software User’s Guide” included within the LMX9838 Evaluation Board.

15.1.4 Data Length

Number of bytes in the Packet Data field. The maximum size is defined with 333 data bytes per packet.

15.1.5 Checksum:

This is a simple Block Check Character (BCC) checksum of the bytes “Packet type”, “Opcode” and “Data Length”. The BCC checksum is calculated as low byte of the sum of all bytes (e.g., if the sum of all bytes is 0x3724, the checksum is 0x24).




FIGURE 7. Bluetooth Functionality

TABLE 16. Package Framing

Start Delimiter	Packet Type ID	Opcode	Data Length	Check sum	Packet Data	End Delimiter
1 Byte	1 Byte	1 Byte	2 Bytes	1 Byte	<Data Length> Bytes	1 Byte
----- Checksum -----						

TABLE 17. Packet Type Identification

ID	Direction	Description
0x52 'R'	REQUEST (REQ)	A request sent to the Bluetooth module. All requests are answered by exactly one confirm.
0x43 'C'	Confirm (CFM)	The Bluetooth modules confirm to a request. All requests are answered by exactly one confirm.
0x69 'i'	Indication (IND)	Information sent from the Bluetooth module that is not a direct confirm to a request. Indicating status changes, incoming links, or unrequested events.
0x72 'r'	Response (RES)	An optional response to an indication. This is used to respond to some type of indication message.

15.2 COMMAND SET OVERVIEW

The LMX9838 has a well defined command set to:

- Configure the device:
 - Hardware settings
 - Local Bluetooth parameters
 - Service database

- Set up and handle links

Table 18 through *Table 28* show the actual command set and the events coming back from the device. A full documented description of the commands can be found in the “LMX9838 Software User’s Guide”.

Note: For standard Bluetooth operation only commands from *Table 18* through *Table 20* will be used. Most of the remaining commands are for configuration purposes only.

TABLE 18. Device Discovery

Command	Event	Description
Inquiry	Inquiry Complete	Search for devices
	Device Found	Lists BDADDR and class of device
Remote Device Name	Remote Device Name Confirm	Get name of remote device

TABLE 19. SDAP Client Commands

Command	Event	Description
SDAP Connect	SDAP Connect Confirm	Create an SDP connection to remote device
SDAP Disconnect	SDAP Disconnect Confirm	Disconnect an active SDAP link
	Connection Lost	Notification for lost SDAP link
SDAP Service Browse	Service Browse Confirm	Get the services of the remote device
SDAP Service Search	SDAP Service Search Confirm	Search a specific service on a remote device
SDAP Attribute Request	SDAP Attribute Request Confirm	Searches for services with specific attributes

TABLE 20. SPP Link Establishment

Command	Event	Description
Establish SPP Link	Establishing SPP Link Confirm	Initiates link establishment to a remote device
	Link Established	Link successfully established
	Incoming Link	A remote device established a link to the local device
Set Link Timeout	Set Link Timeout Confirm	Confirms the Supervision Timeout for the existing Link
Get Link Timeout	Get Link Timeout Confirm	Get the Supervision Timeout for the existing Link
Release SPP Link	Release SPP Link Confirm	Initiate release of SPP link
SPP Send Data	SPP Send Data Confirm	Send data to specific SPP port
	Incoming Data	Incoming data from remote device
Transparent Mode	Transparent Mode Confirm	Switch to Transparent mode on the UART

TABLE 21. Storing Default Connections

Command	Event	Description
Connect Default Connection	Connect Default Connection Confirm	Connects to either one or all stored default connections
Store Default Connection	Store Default Connection Confirm	Store device as default connection
Get list of Default Connections	List of Default Devices	
Delete Default Connections	Delete Default Connections Confirm	

TABLE 22. Bluetooth Low Power Modes

Command	Event	Description
Set Default Link Policy	Set Default Link Policy Confirm	Defines the link policy used for any incoming or outgoing link
Get Default Link Policy	Get Default Link Policy Confirm	Returns the stored default link policy
Set Link Policy	Set Link Policy Confirm	Defines the modes allowed for a specific link
Get Link Policy	Get Link Policy Confirm	Returns the actual link policy for the link
Enter Sniff Mode	Enter Sniff Mode Confirm	
Exit Sniff Mode	Exit Sniff Mode Confirm	
Enter Hold Mode	Enter Hold Mode Confirm	
	Power Save Mode Changed	Remote device changed power save mode on the link

TABLE 23. Audio Control Commands

Command	Event	Description
Establish SCO Link	Establish SCO Link Confirm	Establish SCO Link on existing RfComm Link
	SCO Link Established Indicator	A remote device has established a SCO link to the local device
Release SCO Link	Release SCO Link Confirm	Release SCO Link Audio Control
	SCO Link Released Indicator	SCO Link has been released
Change SCO Packet Type	Change SCO Packet Type Confirm	Changes Packet Type for existing SCO link
	SCO Packet Type changed indicator	SCO Packet Type has been changed
Set Audio Settings	Set Audio Settings Confirm	Set Audio Settings for existing Link
Get Audio Settings	Get Audio Settings Confirm	Get Audio Settings for existing Link
Set Volume	Set Volume Confirm	Configure the volume
Get Volume	Get Volume Confirm	Get current volume setting
Mute	Mute Confirm	Mutes the microphone input

TABLE 24. Wake Up Functionality

Command	Event	Description
Disable Transport Layer	Transport Layer Enabled	Disabling the UART Transport Layer and activates the Hardware Wakeup function

TABLE 25. SPP Port Configuration and Status

Command	Event	Description
Set Port Config	Set Port Config Confirm	Set port setting for the virtual serial port link over the air
Get Port Config	Get Port Config Confirm	Read the actual port settings for a virtual serial port
	Port Config Changed	Notification if port settings were changed from remote device
SPP Get Port Status	SPP Get Port Status Confirm	Returns status of DTR, RTS (for the active RfComm link)
SPP Port Set DTR	SPP Port Set DTR Confirm	Sets the DTR bit on the specified link
SPP Port Set RTS	SPP Port Set RTS Confirm	Sets the RTS bit on the specified link
SPP Port BREAK	SPP Port BREAK	Indicates that the host has detected a break
SPP Port Overrun Error	SPP Port Overrun Error Confirm	Used to indicate that the host has detected an overrun error
SPP Port Parity Error	SPP Port Parity Error Confirm	Host has detected a parity error
SPP Port Framing Error	SPP Port Framing Error Confirm	Host has detected a framing error
	SPP Port Status Changed	Indicates that remote device has changed one of the port status bits

TABLE 26. Local Bluetooth Settings

Command	Event	Description
Read Local Name	Read Local Name Confirm	Read actual friendly name of the device
Write Local Name	Write Local Name Confirm	Set the friendly name of the device
Read Local BDADDR	Read Local BDADDR Confirm	
Change Local BDADDR	Change Local BDADDR Confirm	Note: The BDADDR is programmed by NSC. It can not be retrieved if erased!
Store Class of Device	Store Class of Device Confirm	
Set Scan Mode	Set Scan Mode Confirm	Change mode for discoverability and connectability
	Set Scan Mode Indication	Reports end of Automatic limited discoverable mode
Get Fixed Pin	Get Fixed Pin Confirm	Reads current PinCode stored within the device
Set Fixed Pin	Set Fixed Pin Confirm	Set the local PinCode
	PIN request	a PIN code is requested during authentication of an ACL link
Get Security Mode	Get Security Mode Confirm	Get actual Security mode
Set Security Mode	Set Security Mode Confirm	Configure Security mode for local device (default 2)
Remove Pairing	Remove Pairing Confirm	Remove pairing with a remote device
List Paired Devices	List of Paired Devices	Get list of paired devices stored in the LMX9838 data memory
Set Default Link Timeout	Set Default Link Timeout Confirm	Store default link supervision timeout
Get Default Link Timeout	Get Default Link Timeout Confirm	Get stored default link supervision timeout
Force Master Role	Force Master Role Confirm	Enables/Disables the request for master role at incoming connections

TABLE 27. Local Service Database Configuration

Command	Event	Description
Store generic SDP Record	Store SDP Record Confirm	Create a new service record within the service database
Enable SDP Record	Enable SDP Record Confirm	Enable or disable SDP records
Delete All SDP Records	Delete All SDP Records Confirm	
Ports to Open	Ports to Open Confirmed	Specify the RFCOMM Ports to open on startup

TABLE 28. Local Hardware Commands

Command	Event	Description
Set Default Audio Settings	Set Default Audio Settings Confirm	Configure Default Settings for Audio Codec and Air Format, stored in NVS
Get Default Audio Settings	Get Default Audio Settings Confirm	Get stored Default Audio Settings
Set Event Filter	Set Event Filter Confirm	Configures the reporting level of the command interface
Get Event Filter	Get Event Filter Confirm	Get the status of the reporting level
Read RSSI	Read RSSI Confirm	Returns an indicator for the incoming signal strength
Change UART Speed	Change UART Speed Confirm	Set specific UART speed; needs proper ISEL pin setting
Change UART Settings	Change UART Settings Confirm	Change configuration for parity and stop bits
Test Mode	Test Mode Confirm	Enable Bluetooth, EMI test, or local loopback
Restore Factory Settings	Restore Factory Settings Confirm	
Reset	Dongle Ready	Soft reset
Firmware Upgrade		Stops the bluetooth firmware and executes the In-system-programming code
Set Clock Frequency	Set Clock Frequency Confirm	Write Clock Frequency setting in the NVS
Get Clock Frequency	Get Clock Frequency Confirm	Read Clock Frequency setting from the NVS
Set PCM Slave Configuration	Set PCM Slave Configuration Confirm	Write the PCM Slave Configuration in the NVS
Write ROM Patch	Write ROM Patch Confirm	Store ROM Patch in the Simply Blue module
Read Memory	Read Memory Confirm	Read from the internal RAM
Write Memory	Write Memory Confirm	Write to the internal RAM

Command	Event	Description
Read NVS	Read NVS Confirm	Read from the NVS (EEPROM)
Write NVS	Write NVS Confirm	Write to the NVS (EEPROM)

TABLE 29. Initialization Commands

Command	Event	Description
Set Clock and Baudrate	Set Clock and Baudrate Confirm	Write Baseband frequency and Baudrate used
Enter Bluetooth Mode	Enter Bluetooth Mode Confirm	Request SimplyBlue module to enter BT mode
Set Clock and Baudrate	Set Clock and Baudrate Confirm	Write Baseband frequency and Baudrate used

TABLE 30. GPIO Control Commands

Command	Event	Description
Set GPIO WPU	Set GPIO WPU Confirm	Enable/Disable weak pull up resistor on GPIOs
Get GPIO Input State	Get GPIO Input States Confirm	Read the status of the GPIOs
Set GPIO Direction	Set GPIO Direction Confirm	Set the GPIOs direction (Input, Output)
Set GPIO Output High	Set GPIO Output High Confirm	Set GPIOs Output to logical High
Set GPIO Output Low	Set GPIO Output Low Confirm	Set GPIOs Output to logical Low

16.0 Application Notes

The different possibilities to power supply the LMX9838 depend on the IO interface logic level.

Figure 8 represents an example of system functional schematic for the LMX9838 using a 3.0V to 3.3V IO interface.

Figure 9 represents an example of system functional schematic for the LMX9838 using a 2.5V to 3.0V IO interface.

Figure 10 represents an example of system functional schematic for the LMX9838 using a 1.8V to 2.5V IO interface.


Figure 11 represents an example of system functional schematic for the LMX9838 using a 1.8V IO interface.

16.1 FILTERED POWER SUPPLY

It is important to provide the LMX9838 with adequate ground planes and a filtered power supply. It is highly recommended that a 2.2 μF and a 100 nF bypass capacitor be placed as close as possible to the power supply pins V_{CC} , MV_{CC} , and V_{CC_IO} .

16.2 FREQUENCY AND BAUDRATE SELECTION

OP3, OP4, OP5 can be strapped to the host logic 0 and 1 levels to set the host interface boot-up configuration. Alternatively all OP3, OP4, OP5 can be hardwired over 1k Ohm pullup/pulldown resistors. See Table 10.




Notes:

Capacitor values C1 and C2 may vary depending on design and crystal manufacturer specification.

30027908


FIGURE 8. 3.0V to 3.3V Example Functional System Schematic



30027909

Notes:
 Capacitor values C1 and C2 may vary depending on design and crystal manufacturer specification.
 MVCC can be connected to 3.0V and above in this configuration. Please see *Table 8*.


FIGURE 9. 2.5V to 3.0V Example Functional System Schematic



30027910

Notes:
 Capacitor values C1 and C2 may vary depending on design and crystal manufacturer specification.
 MVCC can be connected to 3.0V and above in this configuration. Please see *Table 8*.

FIGURE 10. 1.8V to 2.5V Example Functional System Schematic




30027911

Notes:
 Capacitor values C1 and C2 may vary depending on design and crystal manufacturer specification.
 MVCC can be connected to 3.0V and above in this configuration. Please see *Table 8*.

FIGURE 11. 1.8V Example Functional System Schematic

17.0 Evaluation Design



30027915

FIGURE 12.

18.0 Soldering

The LMX9838 bumps are designed to melt as part of the Surface Mount Assembly (SMA) process. In order to ensure reflow of all solder bumps and maximum solder joint reliability while minimizing damage to the package, recommended reflow profiles should be used.

Table 31, Table 32 and Figure 13 provide the soldering details required to properly solder the LMX9838 to standard PCBs. The illustration serves only as a guide and National is not liable if a selected profile does not work.

See IPC/JEDEC J-STD-020C, July 2004 for more information.

TABLE 31. Soldering Details


Parameter	Value
PCB Land Pad Diameter	13 mil
PCB Solder Mask Opening	19 mil
PCB Finish (HASL details)	Defined by customer or manufacturing facility
Stencil Aperture	17 mil
Stencil Thickness	5 mil
Solder Paste Used	Defined by customer or manufacturing facility
Flux Cleaning Process	Defined by customer or manufacturing facility
Reflow Profiles	See Figure 13

TABLE 32. Classification Reflow Profiles (Note 25), (Note 26)

Profile Feature	NOPB Assembly
Average Ramp-Up Rate ($T_{S_{MAX}}$ to T_p)	3°C/second maximum
Preheat:	
Temperature Min ($T_{S_{MIN}}$)	150°C
Temperature Max ($T_{S_{MAX}}$)	200°C
Time ($t_{S_{MIN}}$ to $t_{S_{MAX}}$)	60 – 180 seconds
Time maintained above:	
Temperature (T_L)	217°C
Time (t_{HL})	60 – 150 seconds
Peak/Classification Temperature (T_p)	250 + 0°C
Time within 5°C of actual Peak Temperature (t_p)	20 – 40 seconds
Ramp-Down Rate	6°C/second maximum
Time 25 °C to Peak Temperature	8 minutes maximum
Reflow Profiles	See Figure 13

Note 25: See IPC/JEDEC J-STD-020C, July 2004.

Note 26: All temperatures refer to the top side of the package, measured on the package body surface.



30027912

FIGURE 13. Typical Reflow Profiles

19.0 FCC Instructions

19.1 SAFETY INFORMATION FOR RF EXPOSURE

19.1.1 FCC Radiation Exposure Statement:

This equipment complies with FCC radiation exposure limits set forth for an uncontrolled environment. End users must follow the specific operating instructions for satisfying RF exposure compliance.

This device is intended only form OEM integrators under the following conditions:

1. The antenna must be installed such that 20 cm is maintained between the antenna and users;
and
2. The transmitter module may not be co-located with any other transmitter or antenna.

IMPORTANT NOTE: In the event that these conditions can not be met (for example certain laptop configurations or co-location with another transmitter), then the FCC authorization is no longer considered valid and the FCC ID can not be used on the final product. In these circumstances, the OEM integrator will be responsible for re-evaluating the end product (including the transmitter) and obtaining a separate FCC authorization.

19.1.2 End Product Labeling

This transmitter module is authorized only for use in devices where the antenna may be installed such that 20 cm may be maintained between the antenna and users. The final end product must be labeled in visible area with the following:

“Contains TX FCC ID: ED9LMX9838”

19.1.3 End Product Manual Information

The user manual for end users must include the following information in a prominent location:

“IMPORTANT NOTE:

To comply with FCC RF exposure compliance requirements, the antenna used for this transmitter must be installed to provide a separation distance of at least 20 cm from all persons and must not be co-located or operating in conjunction with any other antenna or transmitter.”

19.2 RADIO FREQUENCY INTERFERENCE STATEMENT

19.2.1 Information To The User

NOTE : This equipment has been tested and found to comply with the limits for a Class B digital device pursuant to Part 15 of the FCC Rules.

These limits are designed to provide reasonable protection against harmful Interference in a residential installation This equipment generates, uses, and can radiate radio frequency energy and, if Not installed and used in accordance with the instructions, may cause harmful Interference to radio communications. However, there is no guarantee that interference will not occur in a particular Installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one or more of the following measures:

- Reorient or relocate the receiving antenna.
- Increase the separation between the equipment and receiver.
- Connect the equipment into an outlet of a circuit different from that to which the receiver is connected.
- Consult the dealer or an experienced radio/TV technician for assistance.

Changes or modification not expressly approved by the party responsible for Compliance could void the user’s authority to operate the equipment. Connecting of peripherals requires the use of grounded shielded signal cables.


19.2.2 FCC Compliance Information

This device complies with Part 15 of FCC Rules.

Operation is subject to the following two conditions:

1. This device may not cause harmful interference, and
2. This device must accept any interference received, including interference that may cause undesired operation.


20.0 Top Marking





30027922

FIGURE 14.

21.0 Physical Dimensions inches (millimeters) unless otherwise noted



DIMENSIONS ARE IN MILLIMETER
DIMENSIONS IN () FOR REFERENCE ONLY



NS Package Number SB70A

SB70A (Rev B)

Notes

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2007 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Customer Support Center
 Email: new.feedback@nsc.com
 Tel: 1-800-272-9959

National Semiconductor Europe Customer Support Center
 Fax: +49 (0) 180-530-85-86
 Email: europe.support@nsc.com
 Deutsch Tel: +49 (0) 69 9508 6208
 English Tel: +49 (0) 870 24 0 2171
 Français Tel: +33 (0) 1 41 91 8790

National Semiconductor Asia Pacific Customer Support Center
 Email: ap.support@nsc.com

National Semiconductor Japan Customer Support Center
 Fax: 81-3-5639-7507
 Email: jpn.feedback@nsc.com
 Tel: 81-3-5639-7560