- High-Performance Fixed-Point Digital Signal Processor (DSP) – TMS320C6205
  - 5-ns Instruction Cycle Time
  - 200-MHz Clock Rate
  - Eight 32-Bit Instructions/Cycle
  - 1600 MIPS
- VelociTI<sup>™</sup> Advanced-Very-Long-Instruction-Word (VLIW) TMS320C62x<sup>™</sup> DSP Core
  - Eight Highly Independent Functional Units:
    - Six ALUs (32-/40-Bit)
    - Two 16-Bit Multipliers (32-Bit Result)
  - Load-Store Architecture With 32 32-Bit General-Purpose Registers
  - Instruction Packing Reduces Code Size
  - All Instructions Conditional
- Instruction Set Features
  - Byte-Addressable (8-, 16-, 32-Bit Data)
  - 8-Bit Overflow Protection
  - Saturation
  - Bit-Field Extract, Set, Clear
  - Bit-Counting
  - Normalization
- 1M-Bit On-Chip SRAM
  - 512K-Bit Internal Program/Cache (16K 32-Bit Instructions)
  - 512K-Bit Dual-Access Internal Data (64K Bytes)
    - Organized as Two 32K-Byte Blocks for Improved Concurrency
- 32-Bit External Memory Interface (EMIF)
  - Glueless Interface to Synchronous Memories: SDRAM or SBSRAM
  - Glueless Interface to Asynchronous Memories: SRAM and EPROM
  - 52M-Byte Addressable External Memory Space
- Four-Channel Bootloading Direct-Memory-Access (DMA) Controller With an Auxiliary Channel
- Flexible Phase-Locked-Loop (PLL) Clock Generator

 32-Bit/33-MHz Peripheral Component Interconnect (PCI) Master/Slave Interface Conforms to:

PCI Specification 2.2

Power Management Interface 1.1 Meets Requirements of PC99

- PCI Access to All On-Chip RAM, Peripherals, and External Memory (via EMIF)
- Four 8-Deep x 32-Wide FIFOs for Efficient PCI Bus Data Transfer
- 3.3/5-V PCI Operation
- Three PCI Bus Address Registers:
   Prefetchable Memory
   Non-Prefetchable Memory I/O
- Supports 4-Wire Serial EEPROM Interface
- PCI Interrupt Request Under DSP Program Control
- DSP Interrupt Via PCI I/O Cycle
- Two Multichannel Buffered Serial Ports (McBSPs)
  - Direct Interface to T1/E1, MVIP, SCSA Framers
  - ST-Bus-Switching Compatible
  - Up to 256 Channels Each
  - AC97-Compatible
  - Serial-Peripheral-Interface (SPI)
     Compatible (Motorola™)
- Two 32-Bit General-Purpose Timers
- IEEE-1149.1 (JTAG<sup>†</sup>) Boundary-Scan-Compatible
- 288-Pin MicroStar BGA™ Package (GHK Suffix)
- 0.15-μm/5-Level Metal Process
  - CMOS Technology
- 3.3-V I/Os, 1.5-V Internal, 5-V Voltage Tolerance for PCI I/O Pins



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

VelociTI, TMS320C62x, and MicroStar BGA are trademarks of Texas Instruments. Motorola is a trademark of Motorola, Inc.

<sup>†</sup> IEEE Standard 1149.1-1990 Standard-Test-Access Port and Boundary Scan Architecture.



1


# TMS320C6205 FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS106E - OCTOBER 1999 - REVISED MARCH 2004

Table of Co	ontents
GHK BGA package (bottom view)  description	parameter measurement information 34 input and output clocks 35 asynchronous memory timing 37 synchronous-burst memory timing 40 synchronous DRAM timing 42 HOLD/HOLDA timing 46 reset timing 47 external interrupt timing 49 PCI I/O timings 50 PCI reset timing 51 PCI serial EEPROM interface timing 52 multichannel buffered serial port timing 53 DMAC, timer, power-down timing 63 JTAG test-port timing 65 mechanical data 66 revision history 67

## **GHK BGA package (bottom view)**

# GHK 288-PIN BALL GRID ARRAY (BGA) PACKAGE (BOTTOM VIEW)



# TMS320C6205 FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS106E - OCTOBER 1999 - REVISED MARCH 2004

#### description

The TMS320C62x<sup>™</sup> DSPs (including the TMS320C6205 device) compose the fixed-point DSP generation in the TMS320C6000<sup>™</sup> DSP platform. The TMS320C6205 (C6205) device is based on the high-performance, advanced VelociTI<sup>™</sup> very-long-instruction-word (VLIW) architecture developed by Texas Instruments (TI), making the C6205 an excellent choice for multichannel and multifunction applications.

With performance of up to 1600 million instructions per second (MIPS) at a clock rate of 200 MHz, the C6205 offers cost-effective solutions to high-performance DSP-programming challenges. The C6205 DSP possesses the operational flexibility of high-speed controllers and the numerical capability of array processors. This processor has 32 general-purpose registers of 32-bit word length and eight highly independent functional units. The eight functional units provide six arithmetic logic units (ALUs) for a high degree of parallelism and two 16-bit multipliers for a 32-bit result. The C6205 can produce two multiply-accumulates (MACs) per cycle for a total of 400 million MACs per second (MMACS). The C6205 DSP also has application-specific hardware logic, on-chip memory, and additional on-chip peripherals.

The C6205 includes a large bank of on-chip memory and has a powerful and diverse set of peripherals. Program memory consists of a 64K-byte block that is user-configurable as cache or memory-mapped program space. Data memory consists of two 32K-byte blocks of RAM. The peripheral set includes two multichannel buffered serial ports (McBSPs), two general-purpose timers, a peripheral component interconnect (PCI) module that supports 33-MHz master/slave interface and 4-wire serial EEPROM interface, and a glueless external memory interface (EMIF) capable of interfacing to SDRAM or SBSRAM and asynchronous peripherals.

The C6205 has a complete set of development tools which includes: a new C compiler, an assembly optimizer to simplify programming and scheduling, and a Windows™ debugger interface for visibility into source code execution.

TMS320C6000 is a trademark of Texas Instruments. Windows is a registered trademark of Microsoft Corporation.



#### device characteristics

Table 1 provides an overview of the C6205 DSP. The table shows significant features of each device, including the capacity of on-chip RAM, the peripherals, the execution time, and the package type with pin count, etc.


Table 1. Characteristics of the C6205 Processor

HA	RDWARE FEATURES	C6205
	EMIF	1
	DMA	4-Channel With Throughput Enhancements
Peripherals	PCI	1
	McBSPs	2
	32-Bit Timers	2
Internal Drawns Manager	Size (Bytes)	64K
Internal Program Memory	Organization	1 Block: 64K Bytes Cache/Mapped Program
Internal Data Manager	Size (Bytes)	64K
Internal Data Memory	Organization	2 Blocks: Four 16-Bit Banks per Block, 50/50 Split
CPU ID+Rev ID	Control Status Register (CSR.[31:16])	0x0003
Frequency	MHz	200
Cycle Time	ns	5 ns (C6205-200)
	Core (V)	1.5
Voltage	I/O (V)	3.3
	Voltage Tolerance for PCI I/O Pins (V)	5.0
PLL Options	CLKIN frequency multiplier	Bypass (x1), x4, x6, x7, x8, x9, x10, and x11
BGA Package	16 x 16 mm	288-Pin MicroStar BGA™ (GHK)
Process Technology	μm	0.15 μm
Product Status	Product Preview (PP) Advance Information (AI) Production Data (PD)	PD
Device Part Numbers	(For more details on the C6000™ DSP part numbering, see Figure 4)	TMX320C6205GHK

C6000 is a trademark of Texas Instruments.



# functional and CPU (DSP core) block diagram



#### CPU (DSP core) description

The CPU fetches VelociTI™ advanced very-long instruction words (VLIW) (256 bits wide) to supply up to eight 32-bit instructions to the eight functional units during every clock cycle. The VelociTI™ VLIW architecture features controls by which all eight units do not have to be supplied with instructions if they are not ready to execute. The first bit of every 32-bit instruction determines if the next instruction belongs to the same execute packet as the previous instruction, or whether it should be executed in the following clock as a part of the next execute packet. Fetch packets are always 256 bits wide; however, the execute packets can vary in size. The variable-length execute packets are a key memory-saving feature, distinguishing the C62x CPU from other VLIW architectures.

The CPU features two sets of functional units. Each set contains four units and a register file. One set contains functional units .L1, .S1, .M1, and .D1; the other set contains units .D2, .M2, .S2, and .L2. The two register files each contain 16 32-bit registers for a total of 32 general-purpose registers. The two sets of functional units, along with two register files, compose sides A and B of the CPU [see the Functional and CPU (DSP Core) Block Diagram and Figure 1]. The four functional units on each side of the CPU can freely share the 16 registers belonging to that side. Additionally, each side features a single data bus connected to all the registers on the other side, by which the two sets of functional units can access data from the register files on the opposite side. While register access by functional units on the same side of the CPU as the register file can service all the units in a single clock cycle, register access using the register file across the CPU supports one read and one write per cycle.

Another key feature of the C62x CPU is the load/store architecture, where all instructions operate on registers (as opposed to data in memory). Two sets of data-addressing units (.D1 and .D2) are responsible for all data transfers between the register files and the memory. The data address driven by the .D units allows data addresses generated from one register file to be used to load or store data to or from the other register file. The C62x CPU supports a variety of indirect addressing modes using either linear- or circular-addressing modes with 5- or 15-bit offsets. All instructions are conditional, and most can access any one of the 32 registers. Some registers, however, are singled out to support specific addressing or to hold the condition for conditional instructions (if the condition is not automatically "true"). The two .M functional units are dedicated for multiplies. The two .S and .L functional units perform a general set of arithmetic, logical, and branch functions with results available every clock cycle.

The processing flow begins when a 256-bit-wide instruction fetch packet is fetched from a program memory. The 32-bit instructions destined for the individual functional units are "linked" together by "1" bits in the least significant bit (LSB) position of the instructions. The instructions that are "chained" together for simultaneous execution (up to eight in total) compose an execute packet. A "0" in the LSB of an instruction breaks the chain, effectively placing the instructions that follow it in the next execute packet. If an execute packet crosses the 256-bit wide fetch-packet boundary, the assembler places it in the next fetch packet, while the remainder of the current fetch packet is padded with NOP instructions. The number of execute packets within a fetch packet can vary from one to eight. Execute packets are dispatched to their respective functional units at the rate of one per clock cycle and the next 256-bit fetch packet is not fetched until all the execute packets from the current fetch packet have been dispatched. After decoding, the instructions simultaneously drive all active functional units for a maximum execution rate of eight instructions every clock cycle. While most results are stored in 32-bit registers, they can be subsequently moved to memory as bytes or half-words as well. All load and store instructions are byte-, half-word, or word-addressable.

# CPU (DSP core) description (continued)




Figure 1. TMS320C62x CPU (DSP Core) Data Paths



#### memory map summary

Table 2 shows the memory map address ranges of the C6205 device. The C6205 device has the capability of a MAP 0 or MAP 1 memory block configuration. The maps differ in that MAP 0 has *external memory* mapped at address 0x0000 0000 and MAP 1 has *internal memory* mapped at address 0x0000 0000. These memory block configurations are set up at reset by the boot configuration pins (generically called BOOTMODE[4:0]). For the C6205 device, the BOOTMODE configuration is handled, at reset, by the expansion bus module (specifically XD[4:0] pins). For more detailed information on the C6205 device settings, which include the device boot mode configuration at reset and other device-specific configurations, see *TMS320C620x/C670x DSP Boot Modes and Configuration* (literature number SPRU642).

Table 2. TMS320C6205 Memory Map Summary

MEMORY BLOCK	BLOCK SIZE		
MAP 0	MAP 1	(BYTES)	HEX ADDRESS RANGE
External Memory Interface (EMIF) CE0	Internal Program RAM	64K	0000 0000 – 0000 FFFF
EMIF CE0	Reserved	4M – 64K	0001 0000 – 003F FFFF
EMIF CE0	EMIF CE0	12M	0040 0000 – 00FF FFFF
EMIF CE1	EMIF CE0	4M	0100 0000 – 013F FFFF
Internal Program RAM	EMIF CE1	64K	0140 0000 – 0140 FFFF
Reserved	EMIF CE1	4M – 64K	0141 0000 – 017F FFFF
EMIF Re	egisters	256K	0180 0000 – 0183 FFFF
DMA Control	ler Registers	256K	0184 0000 – 0187 FFFF
Rese	rved	256K	0188 0000 – 018B FFFF
McBSP 0	Registers	256K	018C 0000 – 018F FFFF
McBSP 1	256K	0190 0000 – 0193 FFFF	
Timer 0 F	256K	0194 0000 – 0197 FFFF	
Timer 1 F	256K	0198 0000 – 019B FFFF	
Interrupt Select	256K	019C 0000 – 019F FFFF	
Rese	rved	256K	01A0 0000 - 01A3 FFFF
PCI Re	gisters	320K	01A4 0000 – 01A8 FFFF
Rese	rved	6M – 576K	01A9 0000 – 01FF FFFF
EMIF	16M	0200 0000 – 02FF FFFF	
EMIF	16M	0300 0000 – 03FF FFFF	
Rese	2G – 64M	0400 0000 – 7FFF FFFF	
Internal D	64K	8000 0000 – 8000 FFFF	
Rese	rved	2G – 64K	8001 0000 – FFFF FFFF

# signal groups description




Figure 2. CPU (DSP Core) Signals

# signal groups description (continued)




Figure 3. Peripheral Signals

# signal groups description (continued)




Figure 3. Peripheral Signals (Continued)



## **Signal Descriptions**

SIGNA	L						
NAME	NO.	TYPE†	DESCRIPTION				
	CLOCK/PLL						
CLKIN	J3	- 1	Clock Input				
		Clock output at half of device speed					
CLKOUT2	T19	0	Used for synchronous memory interface				
			Clock mode select 0				
CLKMODE0	L3	1	Selects whether the on-chip PLL is used or bypassed. For more details, see the Clock PLL section.				
OLIVIODEO	LO	'	●The PLL Multiply Factor is selected at boot configuration. For more details, see the EMIF – Data pin descriptions and the clock PLL section.				
PLLV <sup>‡</sup>	K5	Α§	PLL analog V <sub>CC</sub> connection for the low-pass filter				
PLLG <sup>‡</sup>	L2	Α§	PLL analog GND connection for the low-pass filter				
PLLF <sup>‡</sup>	L1	Α§	PLL low-pass filter connection to external components and a bypass capacitor				
			JTAG EMULATION				
TMS	E17	I	JTAG test-port mode select (features an internal pullup)				
TDO	D19	O/Z	JTAG test-port data out				
TDI	D18	I	JTAG test-port data in (features an internal pullup)				
TCK	D17	I	JTAG test-port clock				
TRST	C19	1	JTAG test-port reset (features an internal pulldown)				
EMU1	E18	I/O/Z	Emulation pin 1, pullup with a dedicated 20-k $\Omega$ resistor <sup>¶</sup>				
EMU0	F15	I/O/Z	Emulation pin 0, pullup with a dedicated 20-kΩ resistor <sup>¶</sup>				
			RESET AND INTERRUPTS				
RESET	СЗ	I	Device reset				
NMI	A8	1	Nonmaskable interrupt				
INIVII	Ao	'	■Edge-driven (rising edge)				
EXT_INT7	B15						
EXT_INT6	C15	] .	External interrupts				
EXT_INT5	A16	j '	€Edge-driven ◆Polarity independently selected via the External Interrupt Polarity Register bits (EXTPOL.[3:0])				
EXT_INT4	B16		a clarity independently selected via the External interrupt Folding Flegister bits (EXTF OE.[0.0])				
IACK	A15	0	Interrupt acknowledge for all active interrupts serviced by the CPU				
INUM3	F12						
INUM2	A14	] _	Active interrupt identification number				
INUM1	B14	0	◆Valid during IACK for all active interrupts (not just external)  ◆Encoding order follows the interrupt-service fetch-packet ordering				
INUM0	C14	1	2.1004.11g 5.40. Tollows the interrupt outstoo leter packet ordering				
			POWER-DOWN STATUS				
PD	B18	0	Power-down modes 2 or 3 (active if high)				

<sup>†</sup> I = Input, O = Output, Z = High Impedance, S = Supply Voltage, GND = Ground

<sup>‡</sup> PLLV, PLLG, and PLLF are not part of external voltage supply or ground. See the clock PLL section for information on how to connect these pins.

<sup>§</sup> A = Analog Signal (PLL Filter)

<sup>&</sup>lt;sup>¶</sup> For emulation and normal operation, pull up EMU1 and EMU0 with a dedicated 20-k $\Omega$  resistor. For boundary scan, pull down EMU1 and EMU0 with a dedicated 20-k $\Omega$  resistor.

SIGNA	SIGNAL			
NAME	NO.	TYPE†	DESCRIPTION	
			PCI INTERFACE	
PCLK	W5	I	PCI input clock	
AD31	D2			
AD30	E3	1		
AD29	E2	1		
AD28	E1	1		
AD27	F3	1		
AD26	F5	1		
AD25	F1	1		
AD24	G3	1		
AD23	НЗ	1		
AD22	H2	1		
AD21	J1	1		
AD20	H1	1		
AD19	M2			
AD18	M1	1		
AD17	N2	1		
AD16	N1	1,07	PCI Data-Address bus	
AD15	T1	I/O/Z		
AD14	V2	1		
AD13	U2			
AD12	U1	]		
AD11	W3	]		
AD10	W2	]		
AD9	V1	]		
AD8	U4	]		
AD7	W4	]		
AD6	U5	]		
AD5	V5	]		
AD4	U6	]		
AD3	V6	]		
AD2	V3	-		
AD1	W6			
AD0	U7			
PCBE3	G2			
PCBE2	МЗ	I/O/Z	PCI command/byte enable signals	
PCBE1	T2	1/0/2	Por command/byte enable signals	
PCBE0	V4			

<sup>†</sup> I = Input, O = Output, Z = High Impedance, S = Supply Voltage, GND = Ground



SIGNA	SIGNAL				
NAME	NO.	TYPE†	DESCRIPTION		
		1	PCI INTERFACE (CONTINUED)		
PINTA	C1	O/Z	PCI interrupt A		
PREQ	F2	O/Z	PCI bus request (bus arbitration)		
PSERR	P5	O/Z	PCI system error		
PPERR	P2	I/O/Z	PCI parity error		
PRST	C2	I	PCI reset		
PDEVSEL	R2	I/O/Z	PCI device select		
PGNT	D1	I	PCI bus grant (bus arbitration)		
PFRAME	N5	I/O/Z	PCI frame		
PIRDY	P1	I/O/Z	PCI initiator ready		
PPAR	Т3	I/O/Z	PCI parity		
PIDSEL	H5	I	PCI initialization device select		
PSTOP	R1	I/O/Z	PCI stop		
PTRDY	N3	I/O/Z	PCI target ready		
XSP_CLK	C17	0	Serial EEPROM clock		
XSP_DI	C18	ı	Serial EEPROM data in, pulldown with a dedicated 20-kΩ resistor		
XSP_DO	B19	0	Serial EEPROM data out		
XSP_CS	C11	0	Serial EEPROM chip select		
			3.3-V auxiliary power supply detect.		
3.3VauxDET	B1	1	Head to indicate the assessment 0.00/s A supply will have asset by invaling and the third win		
0.01/2	- DO		Used to indicate the presence of 3.3Vaux. A weak pulldown must be implemented to this pin.		
3.3Vaux	B2	S	3.3-V auxiliary power supply voltage		
PME WIZE	D3	0	Power management event		
PWR_WKP	A2		Power wakeup signal		
050	\/\	T EM	IF - CONTROL SIGNALS COMMON TO ALL TYPES OF MEMORY		
CE3	V18	4	Memory space enables		
CE2 CE1	U17	O/Z	■Enabled by bits 24 and 25 of the word address		
CE0	W18	-	Only one asserted during any external data access		
BE3	V17	<del> </del>			
BE2	U16 W17	4	Byte-enable control		
		O/Z	Decoded from the two lowest bits of the internal address		
BE1	V16	4	<ul> <li>Byte-write enables for most types of memory</li> <li>Can be directly connected to SDRAM read and write mask signal (SDQM)</li> </ul>		
BE0	W16	1			
EA21	V7	T	EMIF – ADDRESS		
EA21	W7	1			
EA20 EA19	U8	-	Esternal address (ward address)		
EA19	V8	O/Z	External address (word address)		
EA17	W8	1			
L/31/	* * O				

<sup>†</sup> I = Input, O = Output, Z = High Impedance, S = Supply Voltage, GND = Ground



SIGNA	SIGNAL		
NAME	NO.	TYPE†	DESCRIPTION
			EMIF - ADDRESS (CONTINUED)
EA16	W9		
EA15	V9		
EA14	U9		
EA13	W10		
EA12	V10		
EA11	U10		
EA10	W11		
EA9	V11	O/Z	External address (word address)
EA8	U11		
EA7	R11	]	
EA6	W12	]	
EA5	U12	]	
EA4	R12		
EA3	W13		
EA2	V13		
			EMIF – DATA
ED31	F14		
ED30	E19		
ED29	F17		
ED28	G15		
ED27	F18		
ED26	F19		
ED25	G17		
ED24	G18		External data
ED23	G19		Used for transfer of EMIF data
ED22	H17		Also controls initialization of DSP modes at reset via pullup/pulldown resistors
ED21	H18		ED31 - PLL_Conf2 ED27 - PLL_Conf1
ED20	H19	I/O/Z	ED23 - PLL_Conf0
ED19	J18		ED15 - EEPROM autoinitialization ED8 - Endianness
ED18	J19		ED8 - Endanness ED[7:5] - EEPROM size
ED17	K15		ED[4:0] - Bootmode
ED16	K17		
ED15	K18		
ED14	K19		
ED13	L17		
ED12	L18		
ED11	L19		
ED10	M19		
ED9	M18	<u> </u>	

<sup>†</sup> I = Input, O = Output, Z = High Impedance, S = Supply Voltage, GND = Ground



SIGNAL			
NAME	NO.	TYPE†	DESCRIPTION
			EMIF - DATA (CONTINUED)
ED8	M17		
ED7	N19		
ED6	P19		
ED5	N15		
ED4	P18	I/O/Z	External data
ED3	P17		
ED2	R19		
ED1	R18		
ED0	R17		
			EMIF - ASYNCHRONOUS MEMORY CONTROL
ARE	U14	O/Z	Asynchronous memory read-enable
AOE	W14	O/Z	Asynchronous memory output-enable
AWE	V14	O/Z	Asynchronous memory write-enable
ARDY	W15	I	Asynchronous memory ready input
	EMIF - SY	CHRON	DUS DRAM (SDRAM)/SYNCHRONOUS BURST SRAM (SBSRAM) CONTROL
SDA10	U19	O/Z	SDRAM address 10 (separate for deactivate command)
SDCAS/SSADS	V19	O/Z	SDRAM column-address strobe/SBSRAM address strobe
SDRAS/SSOE	U18	O/Z	SDRAM row-address strobe/SBSRAM output-enable
SDWE/SSWE	T17	O/Z	SDRAM write-enable/SBSRAM write-enable
			EMIF – BUS ARBITRATION
HOLD	P14	I	Hold request from the host
HOLDA	V15	0	Hold-request-acknowledge to the host
			TIMER 0
TOUT0	E5	0	Timer 0 or general-purpose output
TINP0	C5	I	Timer 0 or general-purpose input
			Timer 1
TOUT1	A5	0	Timer 1 or general-purpose output
TINP1	B5	I	Timer 1 or general-purpose input
		_	DMA ACTION COMPLETE STATUS
DMAC3	A17		
DMAC2	B17	0	DMA action complete
DMAC1	C16		Silv. (asilon sampleto
DMAC0	A18		
		N	MULTICHANNEL BUFFERED SERIAL PORT 0 (McBSP0)
CLKS0	A12	I	External clock source (as opposed to internal)
CLKR0	B9	I/O/Z	Receive clock
CLKX0	C9	I/O/Z	Transmit clock
DR0	A10	I	Receive data
DX0	B10	O/Z	Transmit data
FSR0	E10	I/O/Z	Receive frame sync
FSX0	A9	I/O/Z	Transmit frame sync

<sup>†</sup> I = Input, O = Output, Z = High Impedance, S = Supply Voltage, GND = Ground



SIGNA	SIGNAL			
NAME	NO.	TYPE†	DESCRIPTION	
			MULTICHANNEL BUFFERED SERIAL PORT 1 (McBSP1)	
CLKS1	C6	I	External clock source (as opposed to internal)	
CLKR1	B6	I/O/Z	Receive clock	
CLKX1	E6	I/O/Z	Transmit clock	
DR1	A7	I	Receive data	
DX1	B7	O/Z	Transmit data	
FSR1	C7	I/O/Z	Receive frame sync	
FSX1	A6	I/O/Z	Transmit frame sync	
			RESERVED FOR TEST	
RSV0	C8	I	Reserved for testing, pullup with a dedicated 20-k $\Omega$ resistor	
RSV1	A4	I	Reserved for testing, pullup with a dedicated 20-k $\Omega$ resistor	
RSV2	КЗ	I	Reserved for testing, pullup with a dedicated 20-kΩ resistor	
RSV3	L5	0	Reserved (leave unconnected, do not connect to power or ground)	
RSV4	T18	0	Reserved (leave unconnected, do not connect to power or ground)	
RSV5	АЗ	0	Reserved (leave unconnected, do not connect to power or ground)	
RSV6	В3	0	Reserved (leave unconnected, do not connect to power or ground)	
RSV7	B4	0	Reserved (leave unconnected, do not connect to power or ground)	
RSV8	C4	0	Reserved (leave unconnected, do not connect to power or ground)	
RSV9	K2	0	Reserved (leave unconnected, do not connect to power or ground)	
RSV10	J17	0	Reserved (leave unconnected, do not connect to power or ground)	
RSV11	N18	0	Reserved (leave unconnected, do not connect to power or ground)	
			SUPPLY VOLTAGE PINS	
	B8			
	E7			
	E8	]		
	E9	]		
	E11	]		
	E13	]		
	H14			
	K14			
$DV_DD$	L15	s	3.3-V I/O supply voltage	
	M14	]		
	P15	]		
	R8	]		
	R9			
	R10	]		
	R13	]		
	R14			
	U15			

<sup>†</sup> I = Input, O = Output, Z = High Impedance, S = Supply Voltage, GND = Ground



SIGNA							
NAME	NO.	TYPE†	DESCRIPTION				
	SUPPLY VOLTAGE PINS (CONTINUED)						
	B12						
	E14						
	F9						
	F10						
	G5						
	H15						
	J2						
	J5						
CV <sub>DD</sub>	J15	S	1.5-V core supply voltage				
	M5						
	M15						
	N17						
	P6						
	P9						
	P12						
	U13						
	•		PCI SUPPLY VOLTAGE PINS				
	G1						
V <sub>IOP</sub>	P3	S	3.3/5-V PCI clamp pins				
	U3						
	F6						
	J6						
	L6		O O V POL assurant sains				
$V_{DDP}$	R3	S	3.3-V PCI power supply pins				
	R6						
	R7						
			GROUND PINS				
	A11						
	A13						
	B11						
	B13						
	C10						
\ <u>\</u>	C12	CND	Ground nine				
$V_{SS}$	C13	GND	Ground pins				
	E12						
	G7						
	G8						
	G9						
	G10						

<sup>†</sup> I = Input, O = Output, Z = High Impedance, S = Supply Voltage, GND = Ground

SIGNA	SIGNAL SIGNAL					
NAME	NO.	TYPE†	DESCRIPTION			
	GROUND PINS (CONTINUED)					
	G11					
	G12					
	G13	1				
	H7					
	H8					
	H9					
	H10					
	H11					
	H12					
	H13					
	J7	]				
	J8	]				
	J9					
	J10					
	J11					
	J12	1				
	J13					
	K1					
	K7					
$V_{SS}$	K8	GND	Ground pins			
	K9					
	K10					
	K11					
	K12					
	K13					
	L7					
	L8					
	L9					
	L10 L11	1				
	L12	1				
	L12	1				
	M7	1				
	M8	1				
	M9	1				
	M10	1				
	M11	1				
	M12	1				
	M13	1				

<sup>†</sup> I = Input, O = Output, Z = High Impedance, S = Supply Voltage, GND = Ground



# TMS320C6205 FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS106E - OCTOBER 1999 - REVISED MARCH 2004

SIGNA	\L	TYPE†	
NAME	NO.		DESCRIPTION
			GROUND PINS (CONTINUED)
	N7		
	N8		
	N9	0.115	
	N10		
$V_{SS}$	N11	GND	Ground pins
	N12		
	N13		
	V12		

<sup>†</sup> I = Input, O = Output, Z = High Impedance, S = Supply Voltage, GND = Ground

# TMS320C6205 FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS106E - OCTOBER 1999 - REVISED MARCH 2004

#### development support

TI offers an extensive line of development tools for the TMS320C6000™ DSP platform, including tools to evaluate the performance of the processors, generate code, develop algorithm implementations, and fully integrate and debug software and hardware modules.

The following products support development of C6000™ DSP-based applications:

#### **Software Development Tools:**

Code Composer Studio™ Integrated Development Environment (IDE) including Editor C/C++/Assembly Code Generation, and Debug plus additional development tools Scalable, Real-Time Foundation Software (DSP BIOS), which provides the basic run-time target software needed to support any DSP application.

## **Hardware Development Tools:**

Extended Development System (XDS™) Emulator (supports C6000™ DSP multiprocessor system debug) EVM (Evaluation Module)

The *TMS320 DSP Development Support Reference Guide* (SPRU011) contains information about development-support products for all TMS320™ DSP family member devices, including documentation. See this document for further information on TMS320™ DSP documentation or any TMS320™ DSP support products from Texas Instruments. An additional document, the *TMS320 Third-Party Support Reference Guide* (SPRU052), contains information about TMS320™ DSP-related products from other companies in the industry. To receive TMS320™ DSP literature, contact the Literature Response Center at 800/477-8924.

For a complete listing of development-support tools for the TMS320C6000™ DSP platform, visit the Texas Instruments web site on the Worldwide Web at http://www.ti.com uniform resource locator (URL) and select "Find Development Tools". For device-specific tools, under "Semiconductor Products" select "Digital Signal Processors", choose a product family, and select the particular DSP device. For information on pricing and availability, contact the nearest TI field sales office or authorized distributor.

Code Composer Studio, XDS, and TMS320 are trademarks of Texas Instruments.



#### device and development-support tool nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all TMS320™ DSP devices and support tools. Each TMS320™ DSP commercial family member has one of three prefixes: TMX, TMP, or TMS. Texas Instruments recommends two of three possible prefix designators for support tools: TMDX and TMDS. These prefixes represent evolutionary stages of product development from engineering prototypes (TMX/TMDX) through fully qualified production devices/tools (TMS/TMDS).

Device development evolutionary flow:

TMX Experimental device that is not necessarily representative of the final device's electrical

specifications

TMP Final silicon die that conforms to the device's electrical specifications but has not completed

quality and reliability verification

**TMS** Fully qualified production device

Support tool development evolutionary flow:

**TMDX** Development-support product that has not yet completed Texas Instruments internal qualification

testing.

**TMDS** Fully qualified development-support product

TMX and TMP devices and TMDX development-support tools are shipped against the following disclaimer:

"Developmental product is intended for internal evaluation purposes."


TMS devices and TMDS development-support tools have been characterized fully, and the quality and reliability of the device have been demonstrated fully. TI's standard warranty applies.

Predictions show that prototype devices (TMX or TMP) have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the package type (for example, GHK), the temperature range (for example, blank is the default commercial temperature range), and the device speed range in megahertz (for example, -200 is 200 MHz).

Figure 4 provides a legend for reading the complete device name for any TMS320C6000™ DSP family member. For the C6205 device orderable part numbers (P/Ns), see the Texas Instruments web site on the Worldwide web at http://www.ti.com URL, or contact the nearest TI field sales office, or authorized distributor.

#### device and development-support tool nomenclature (continued)



† BGA = Ball Grid Array

Figure 4. TMS320C6000™ DSP Platform Device Nomenclature (Including the TMS320C6205 Device)

# TMS320C6205 FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS106E - OCTOBER 1999 - REVISED MARCH 2004

#### documentation support

Extensive documentation supports all TMS320™ DSP family devices from product announcement through applications development. The types of documentation available include: data sheets, such as this document, with design specifications; complete user's reference guides for all devices and tools; technical briefs; development-support tools; on-line help; and hardware and software applications. The following is a brief, descriptive list of support documentation specific to the C6000™ DSP devices:

The *TMS320C6000 CPU and Instruction Set Reference Guide* (literature number SPRU189) describes the C6000™ DSP core (CPU) architecture, instruction set, pipeline, and associated interrupts.

The *TMS320C6000 DSP Peripherals Overview Reference Guide* (literature number SPRU190) briefly describes the functionality of the peripherals available on the C6000™ DSP platform of devices, such as the 64-/32-/16-bit external memory interfaces (EMIFs), 32-/16-bit host-port interfaces (HPIs), multichannel buffered serial ports (McBSPs), direct memory access (DMA), enhanced direct-memory-access (EDMA) controller, expansion bus (XB), peripheral component interconnect (PCI), clocking and phase-locked loop (PLL); and power-down modes.

The *TMS320C6000 Technical Brief* (literature number SPRU197) gives an introduction to the C62x<sup>™</sup>/C67x<sup>™</sup> devices, associated development tools, and third-party support.

The tools support documentation is electronically available within the Code Composer Studio™ Integrated Development Environment (IDE). For a complete listing of the latest C6000™ DSP documentation, visit the Texas Instruments web site on the Worldwide Web at http://www.ti.com uniform resource locator (URL).

See the Worldwide Web URL for the new *How to Begin Development with the TMS320C6205 DSP* application report (literature number SPRA596) which describes the functionalities unique to the C6205 device, especially the peripheral component interconnect (PCI) module interface.

C62x and C67x are trademarks of Texas Instruments.




#### clock PLL

Most of the internal C6205 clocks are generated from a single source through the CLKIN pin. This source clock either drives the PLL, which multiplies the source clock in frequency to generate the internal CPU clock, or bypasses the PLL to become the internal CPU clock.


To use the PLL to generate the CPU clock, the external PLL filter circuit must be properly designed. Figure 5, Table 3, and Table 4 show the external PLL circuitry for either x1 (PLL bypass) or x4 PLL multiply modes. Figure 6 shows the external PLL circuitry for a system with ONLY x1 (PLL bypass) mode.

To minimize the clock jitter, a single clean power supply should power both the C6205 device and the external clock oscillator circuit. Noise coupling into PLLF directly impacts PLL clock jitter. The minimum CLKIN rise and fall times should also be observed. For the input clock timing requirements, see the *input and output clocks* electricals section.



- NOTES: A. Keep the lead length and the number of vias between pin PLLF, pin PLLG, R1, C1, and C2 to a minimum. In addition, place all PLL components (R1, C1, C2, C3, C4, and EMI Filter) as close to the C6000™ DSP device as possible. Best performance is achieved with the PLL components on a single side of the board without jumpers, switches, or components other than the ones shown.
  - B. For reduced PLL jitter, maximize the spacing between switching signals and the PLL external components (R1, C1, C2, C3, C4, and the EMI Filter).
  - C. The 3.3-V supply for the EMI filter must be from the same 3.3-V power plane supplying the I/O voltage, DV<sub>DD</sub>.
  - D. EMI filter manufacturer: TDK part number ACF451832-333, 223, 153, 103. Panasonic part number EXCCET103U.
  - E. At power up, the PLL requires a falling edge of RESET to initialize the PLL engine. It may be necessary to toggle reset in order to establish proper PLL operation.

Figure 5. External PLL Circuitry for Either PLL Multiply Modes or x1 (Bypass) Mode



- NOTES: A. For a system with ONLY PLL x1 (bypass) mode, short the PLLF to PLLG.
  - B. The 3.3-V supply for PLLV must be from the same 3.3-V power plane supplying the I/O voltage,  $DV_{DD}$ .

Figure 6. External PLL Circuitry for x1 (Bypass) PLL Mode Only



# clock PLL (continued)

Table 3. C6205 PLL Multiply Modes and x1 (Bypass) Options

CLKMODE0†	ED[31] <sup>‡</sup>	ED[27] <sup>‡</sup>	ED[23] <sup>‡</sup>	PLL MULTIPLY FACTORS	CPU CLOCK FREQ f(CPU clock)
0	Х	Х	Х	x1 (Bypass)	$1 \times f_{(CLKIN)}$
1	0	0	0	x1 (Bypass)	$1 \times f_{(CLKIN)}$
1	0	0	1	x4	$4 \times f_{(CLKIN)}$
1	0	1	0	x8	8 × f <sub>(CLKIN)</sub>
1	0	1	1	x10	10 × f <sub>(CLKIN)</sub>
1	1	0	0	х6	6 × f <sub>(CLKIN)</sub>
1	1	0	1	х9	$9 \times f_{(CLKIN)}$
1	1	1	0	x7	7×f <sub>(CLKIN)</sub>
1	1	1	1	x11	11 × f <sub>(CLKIN)</sub>

<sup>&</sup>lt;sup>†</sup> CLKMODE0 equal to 0 denotes on-chip PLL bypassed CLKMODE0 equal to 1 denotes on-chip PLL used, except when configuration bits (ED[31], ED[27], and ED[23]) are 0 at device reset.

Table 4. C6205 PLL Component Selection Table§

CLKMODE	CLKIN RANGE (MHZ)	CPU CLOCK FREQUENCY (CLKOUT1) RANGE (MHZ)	CLKOUT2 RANGE (MHZ)	R1 [±1%] (Ω)	C1 [±10%] (NF)	C2 [±10%] (PF)	TYPICAL LOCK TIME (MS)
x4	32.5-50						
x6	21.7–33.3						
x7	18.6–28.6						
x8	16.3–25	130–200	65–100	60.4	27	560	75
x9	14.4-22.2	]					
x10	13–20	1					
x11	11.8–18.2	1					

<sup>§</sup> Under some operating conditions, the maximum PLL lock time may vary as much as 150% from the specified typical value. For example, if the typical lock time is specified as 100 μs, the maximum value may be as long as 250 μs.

<sup>&</sup>lt;sup>‡</sup> ED[31], ED[27], and ED[23] are the on-chip PLL configuration bits that are latched during device reset, along with the other boot configuration bits ED[31:0].

# power-down mode logic

Figure 7 shows the power-down mode logic on the C6205.





Figure 7. Power-Down Mode Logic<sup>†</sup>



#### triggering, wake-up, and effects

The power-down modes and their wake-up methods are programmed by setting the PWRD field (bits 15–10) of the control status register (CSR). The PWRD field of the CSR is shown in Figure 8 and described in Table 5. When writing to the CSR, all bits of the PWRD field should be set at the same time. Logic 0 should be used when "writing" to the reserved bit (bit 15) of the PWRD field. The CSR is discussed in detail in the *TMS320C6000 CPU* and *Instruction Set Reference Guide* (literature number SPRU189).



Legend: R/W-x = Read/write reset value

NOTE: The shadowed bits are not part of the power-down logic discussion and therefore are not covered here. For information on these other bit fields in the CSR register, see the *TMS320C6000 CPU and Instruction Set Reference Guide* (literature number SPRU189).

#### Figure 8. PWRD Field of the CSR Register

Power-down mode PD1 takes effect eight to nine clock cycles after the instruction that sets the PWRD bits in the CSR.

If PD1 mode is terminated by a non-enabled interrupt, the program execution returns to the instruction where PD1 took effect. If PD1 mode is terminated by an enabled interrupt, the interrupt service routine will be executed first, then the program execution returns to the instruction where PD1 took effect. The GIE bit in CSR and the NMIE bit in the interrupt enable register (IER) must also be set in order for the interrupt service routine to execute; otherwise, execution returns to the instruction where PD1 took effect upon PD1 mode termination by an enabled interrupt.

PD2 and PD3 modes can only be aborted by device reset. Table 5 summarizes all the power-down modes.

**Table 5. Characteristics of the Power-Down Modes** 

PRWD FIELD (BITS 15-10)	POWER-DOWN MODE	WAKE-UP METHOD	EFFECT ON CHIP'S OPERATION
000000	No power-down	_	_
001001	PD1	Wake by an enabled interrupt	CPU halted (except for the interrupt logic) Power-down mode blocks the internal clock inputs at the
010001	PD1	Wake by an enabled or non-enabled interrupt	boundary of the CPU, preventing most of the CPU's logic from switching. During PD1, DMA transactions can proceed between peripherals and internal memory.
011010	PD2 <sup>†</sup>	Wake by a device reset	Output clock from PLL is halted, stopping the internal clock structure from switching and resulting in the entire chip being halted. All register and internal RAM contents are preserved. All functional I/O "freeze" in the last state when the PLL clock is turned off.
011100	PD3 <sup>†</sup>	Wake by a device reset	Input clock to the PLL stops generating clocks. All register and internal RAM contents are preserved. All functional I/O "freeze" in the last state when the PLL clock is turned off. Following reset, the PLL needs time to re-lock, just as it does following power-up. Wake-up from PD3 takes longer than wake-up from PD2 because the PLL needs to be re-locked.
All others	Reserved	_	_

<sup>&</sup>lt;sup>†</sup> When entering PD2 and PD3, all functional I/O remains in the previous state. However, for peripherals which are asynchronous in nature or peripherals with an external clock source, output signals may transition in response to stimulus on the inputs. Under these conditions, peripherals will not operate according to specifications.

## power-supply sequencing

TI DSPs do not require specific power sequencing between the core supply and the I/O supply. However, systems should be designed to ensure that neither supply is powered up for extended periods of time if the other supply is below the proper operating voltage.

#### system-level design considerations

System-level design considerations, such as bus contention, may require supply sequencing to be implemented. In this case, the core supply should be powered up at the same time as, or prior to (and powered down after), the I/O buffers. This is to ensure that the I/O buffers receive valid inputs from the core before the output buffers are powered up, thus, preventing bus contention with other chips on the board.

#### power-supply design considerations

For systems using the C6000™ DSP platform of devices, the core supply may be required to provide in excess of 2 A per DSP until the I/O supply is powered up. This extra current condition is a result of uninitialized logic within the DSP(s) and is corrected once the CPU sees an internal clock pulse. With the PLL enabled, as the I/O supply is powered on, a clock pulse is produced stopping the extra current draw from the supply. With the PLL disabled, as many as five external clock cycle pulses may be required to stop this extra current draw. A normal current state returns once the I/O power supply is turned on and the CPU sees a clock pulse. Decreasing the amount of time between the core supply power up and the I/O supply power up can minimize the effects of this current draw.

A dual-power supply with simultaneous sequencing, such as that available with TPS563xx controllers or PT69xx plug-in power modules, can be used to eliminate the delay between core and I/O power up [see the *Using the TPS56300 to Power DSPs* application report (literature number SLVA088)]. A Schottky diode can also be used to tie the core rail to the I/O rail, effectively pulling up the I/O power supply to a level that can help initialize the logic within the DSP.

Core and I/O supply voltage regulators should be located close to the DSP (or DSP array) to minimize inductance and resistance in the power delivery path. Additionally, when designing for high-performance applications utilizing the C6000™ platform of DSPs, the PC board should include separate power planes for core, I/O, and ground, all bypassed with high-quality low-ESL/ESR capacitors.



# TMS320C6205 FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS106E - OCTOBER 1999 - REVISED MARCH 2004

# absolute maximum ratings over operating case temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage ranges:	CV <sub>DD</sub> (see Note 1)	– 0.3 V to 2.3 V
	DV <sub>DD</sub> (see Note 1)	–0.3 V to 4 V
	(PCI), V <sub>IOP</sub> (see Note 1)	–0.5 V to 5.5 V
	(PCI), V <sub>DDP</sub> (see Note 1)	–0.3 V to 4 V
Input voltage ranges:	(except PCI), V <sub>I</sub>	–0.3 V to 4 V
, , ,	(PCI), V <sub>IP</sub>	$-0.5 \text{ V to V}_{IOP} + 0.5 \text{ V}$
Output voltage ranges:	(except PCI), V <sub>O</sub>	–0.3 V to 4 V
	(PCI), V <sub>OP</sub>	$-0.5 \text{ V to V}_{1OP} + 0.5 \text{ V}$
Operating case temper	ature range, T <sub>C</sub>	0°C to 90°C
Storage temperature ra	nge, T <sub>stq</sub>	65°C to 150°C

<sup>&</sup>lt;sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to V<sub>SS</sub>.

## recommended operating conditions

		MIN	NOM	MAX	UNIT
CV <sub>DD</sub>	Supply voltage, Core	1.43	1.5	1.57	V
$DV_DD$	Supply voltage, I/O	3.14	3.3	3.46	V
V <sub>SS</sub>	Supply ground	0	0	0	V
$V_{IH}$	High-level input voltage	2			V
$V_{IL}$	Low-level input voltage			8.0	V
I <sub>OH</sub>	High-level output current			-8	mA
I <sub>OL</sub>	Low-level output current			8	mA
T <sub>C</sub>	Operating case temperature	0		90	°C

# recommended operating conditions (PCI only)

			OPERATION	MIN	NOM	MAX	UNIT
$V_{DDP}$	3.3-V PCI power supply voltage <sup>‡</sup>		3.3 V	3	3.3	3.6	V
V <sub>IOP</sub> 3.3/5-V PCI Clamp voltage (PCI)		3.3 V	3	3.3	3.6	V	
		5 V	4.75	5	5.25	V	
V	Landa disa (DOI)			-0.5		V <sub>IOP</sub> + 0.5	.,
$V_{IP}$	/ <sub>IP</sub> Input voltage (PCI)		5 V	-0.5		V <sub>IOP</sub> + 0.5	V
	High to all the transfer (DO)	01400	3.3 V	0.5V <sub>IOP</sub>		V <sub>IOP</sub> + 0.5	.,
$V_{IHP}$	High-level input voltage (PCI)	CMOS-compatible	5 V	2		V <sub>IOP</sub> + 0.5	V
V	La la disa Lallaca (DOI)	01400	3.3 V	-0.5		0.3V <sub>IOP</sub>	.,
$V_{ILP}$	Low-level input voltage (PCI) CMOS-compatible		5 V	-0.5		0.8	V

<sup>&</sup>lt;sup>‡</sup> The 3.3-V PCI power supply voltage should follow similar sequencing as the I/O buffers supply voltage, see the power-supply sequencing section of this data sheet.



# electrical characteristics over recommended ranges of supply voltage and operating case temperature (unless otherwise noted)

	PARAMETER	TEST	TEST CONDITIONS			MAX	UNIT
V <sub>OH</sub>	High-level output voltage (except PCI)	$DV_{DD} = MIN,$	I <sub>OH</sub> = MAX	2.4			V
$V_{OL}$	Low-level output voltage (except PCI)	$DV_{DD} = MIN,$	I <sub>OL</sub> = MAX			0.6	V
I <sub>I</sub>	Input current <sup>†</sup>	$V_I = V_{SS}$ to $DV_{DD}$				±10	μΑ
loz	Off-state output current	$V_O = DV_{DD}$ or 0 V				±10	μΑ
I <sub>DD2V</sub>	Supply current, CPU + CPU memory access <sup>‡</sup>	CV <sub>DD</sub> = NOM,	CPU clock = 200 MHz		290		mA
I <sub>DD2V</sub>	Supply current, peripherals <sup>‡</sup>	CV <sub>DD</sub> = NOM,	CPU clock = 200 MHz		240		mA
I <sub>DD3V</sub>	Supply current, I/O pins <sup>‡</sup>	$DV_{DD} = NOM,$	CPU clock = 200 MHz		100		mA
C <sub>i</sub>	Input capacitance					10	pF
Co	Output capacitance					10	pF

<sup>†</sup> TMS and TDI are not included due to internal pullups. TRST is not included due to internal pulldown.


# electrical characteristics over recommended ranges of supply voltage and operating case temperature (unless otherwise noted) (PCI only)

	PARAMETER		TEST CONDITION OPERATION		MIN	MAX	UNIT
.,	High level outsitualtees (DOI)	All DOL nine	$I_{OHP} = -0.5 \text{ mA}$	3.3 V	0.9V <sub>IOP</sub> §		.,
V <sub>OHP</sub>	High-level output voltage (PCI)	All PCI pins	$I_{OHP} = -2 \text{ mA}$	5 V	2.4		V
.,	La la da la la la la la (DOI)	All DOLLAR	I <sub>OLP</sub> = 1.5 mA	3.3 V		0.1V <sub>IOP</sub> §	.,
$V_{OLP}$	Low-level output voltage (PCI)	All PCI pins	I <sub>OLP</sub> = 6 mA	5 V		0.55	V
		A 11 DOL : 8	$0 < V_{IP} < V_{IOP}$	3.3 V		±10	
I <sub>ILP</sub>	Low-level input leakage current (PCI)	All PCI pins§	V <sub>IP</sub> = 0.5 V	5 V		-70	μА
I <sub>IHP</sub>	High-level input leakage current (PCI)	All PCI pins§	V <sub>IP</sub> = 2.7 V	5 V		70	μА

<sup>§</sup> Input leakage currents include Hi-Z output leakage for all bidirectional buffers with 3-state outputs.

<sup>&</sup>lt;sup>‡</sup> Measured with average activity (50% high/50% low power). For more details on CPU, peripheral, and I/O activity, see the *TMS320C6000 Power Consumption Summary* application report (literature number SPRA486).

#### PARAMETER MEASUREMENT INFORMATION



Where:  $I_{OL}$  = 2 mA  $I_{OH}$  = 2 mA  $V_{comm}$  = 0.8 V

C<sub>T</sub> = 15-30-pF typical load-circuit capacitance

Figure 9. Test Load Circuit for AC Timing Measurements

#### signal transition levels

All input and output timing parameters are referenced to 1.5 V for both "0" and "1" logic levels.




Figure 10. Input and Output Voltage Reference Levels for ac Timing Measurements

All rise and fall transition timing parameters are referenced to  $V_{IL}$  MAX and  $V_{IH}$  MIN for input clocks,  $V_{OL}$  MAX and  $V_{OHP}$  MIN for output clocks,  $V_{ILP}$  MAX and  $V_{IHP}$  MIN for PCI input clocks, and  $V_{OLP}$  MAX and  $V_{OHP}$  MIN for PCI output clocks.




Figure 11. Rise and Fall Transition Time Voltage Reference Levels

#### INPUT AND OUTPUT CLOCKS

# timing requirements for CLKIN<sup>†‡§</sup> (see Figure 12)

				-2	200	0		
NO.			PLL mode x4, x6, x7, x8, x9, x10, x11			UNIT		
			MIN	MAX	MIN	MAX		
1	t <sub>c(CLKIN)</sub>	Cycle time, CLKIN	5 * M		5		ns	
2	t <sub>w(CLKINH)</sub>	Pulse duration, CLKIN high	0.4C		0.45C		ns	
3	t <sub>w(CLKINL)</sub>	Pulse duration, CLKIN low	0.4C		0.45C		ns	
4	t <sub>t(CLKIN)</sub>	Transition time, CLKIN		5		0.6	ns	

 $<sup>\</sup>overline{}^{\dagger}$  The reference points for the rise and fall transitions are measured at V<sub>IL</sub> MAX and V<sub>IH</sub> MIN.

 $<sup>\</sup>S$  C = CLKIN cycle time in ns. For example, when CLKIN frequency is 50 MHz, use C = 20 ns.




Figure 12. CLKIN Timings

# timing requirements for PCLKIN<sup>¶</sup> (see Figure 13)

NO		-:	200	
NO.		MIN	MAX	UNIT
1	t <sub>c(PCLK)</sub> Cycle time, PCLK	30		ns
2	t <sub>w(PCLKH)</sub> Pulse duration, PCLK high	11		ns
3	t <sub>w(PCLKL)</sub> Pulse duration, PCLK low	11		ns
4	$t_{sr(PCLK)}$ $\Delta v/\Delta t$ slew rate, PCLK	1	4	V/ns

 $<sup>^{\</sup>P}$  When the 5-V PCI clamp is used, the reference points for the rise and fall transitions are measured V<sub>ILP</sub> MAX and V<sub>IHP</sub> MIN for 5 V operation. When the 3.3-V PCI clamp is used, the reference points for the rise and fall transitions are measured at V<sub>ILP</sub> MAX and V<sub>IHP</sub> MIN for 3.3 V operation.




Figure 13. PCLK Timings

<sup>&</sup>lt;sup>‡</sup> M = the PLL multiplier factor (x4, x6, x7, x8, x9, x10, or x11). For more details, see the clock PLL section of this data sheet.

# **INPUT AND OUTPUT CLOCKS (CONTINUED)**

# switching characteristics over recommended operating conditions for CLKOUT2<sup>†‡</sup> (see Figure 14)

NO.	DADAMETED	-200		
	PARAMETER	MIN	MAX	UNIT
2	t <sub>w(CKO2H)</sub> Pulse duration, CLKOUT2 high	P – 0.7	P + 0.7	ns
3	t <sub>w(CKO2L)</sub> Pulse duration, CLKOUT2 low	P – 0.7	P + 0.7	ns
4	t <sub>t(CKO2)</sub> Transition time, CLKOUT2		0.6	ns

 $<sup>^\</sup>dagger$  The reference points for the rise and fall transitions are measured at V<sub>OL</sub> MAX and V<sub>OH</sub> MIN.

 $<sup>^{\</sup>ddagger}$  P = 1/CPU clock frequency in nanoseconds (ns).




Figure 14. CLKOUT2 Timings

#### **ASYNCHRONOUS MEMORY TIMING**

## timing requirements for asynchronous memory cycles<sup>†‡§¶</sup> (see Figure 15 – Figure 18)

NO			-200		
NO.			MIN N	XAN	UNIT
3	t <sub>su(EDV-AREH)</sub>	Setup time, EDx valid before ARE high	1.5		ns
4	t <sub>h(AREH-EDV)</sub>	Hold time, EDx valid after ARE high	3.5		ns
6	t <sub>su(ARDYH-AREL)</sub>	Setup time, ARDY high before ARE low	-[(RST - 3) * P - 6]		ns
7	t <sub>h(AREL-ARDYH)</sub>	Hold time, ARDY high after ARE low	(RST – 3) * P + 3		ns
9	t <sub>su(ARDYL-AREL)</sub>	Setup time, ARDY low before ARE low	-[(RST - 3) * P - 6]		ns
10	t <sub>h(AREL-ARDYL)</sub>	Hold time, ARDY low after ARE low	(RST - 3) * P + 3		ns
11	t <sub>w(ARDYH)</sub>	Pulse width, ARDY high	2P		ns
15	t <sub>su(ARDYH-AWEL)</sub>	Setup time, ARDY high before AWE low	-[(WST - 3) * P - 6]		ns
16	t <sub>h(AWEL-ARDYH)</sub>	Hold time, ARDY high after AWE low	(WST - 3) * P + 3		ns
18	t <sub>su(ARDYL-AWEL)</sub>	Setup time, ARDY low before AWE low	-[(WST - 3) * P - 6]		ns
19	t <sub>h(AWEL-ARDYL)</sub>	Hold time, ARDY low after AWE low	(WST - 3) * P + 3		ns

<sup>&</sup>lt;sup>†</sup> To ensure data setup time, simply program the strobe width wide enough. ARDY is internally synchronized. If ARDY does meet setup or hold time, it may be recognized in the current cycle or the next cycle. Thus, ARDY can be an asynchronous input.

# switching characteristics over recommended operating conditions for asynchronous memory cycles<sup>द#</sup> (see Figure 15 – Figure 18)

		DADAMETED		-200		
NO.	PARAMETER		MIN	TYP	MAX	UNIT
1	t <sub>osu(SELV-AREL)</sub>	Output setup time, select signals valid to ARE low	RS*P-2			ns
2	toh(AREH-SELIV)	Output hold time, ARE high to select signals invalid	RH * P – 2			ns
5	t <sub>w(AREL)</sub>	Pulse width, ARE low		RST * P		ns
8	t <sub>d(ARDYH-AREH)</sub>	Delay time, ARDY high to ARE high	3P		4P + 5	ns
12	t <sub>osu(SELV-AWEL)</sub>	Output setup time, select signals valid to AWE low	WS * P - 2			ns
13	t <sub>oh(AWEH-SELIV)</sub>	Output hold time, AWE high to select signals invalid	WH * P - 2			ns
14	t <sub>w(AWEL)</sub>	Pulse width, AWE low		WST*P		ns
17	t <sub>d(ARDYH-AWEH)</sub>	Delay time, ARDY high to AWE high	3P		4P + 5	ns

<sup>&</sup>lt;sup>‡</sup> RS = Read Setup, RST = Read Strobe, RH = Read Hold, WS = Write Setup, WST = Write Strobe, WH = Write Hold. These parameters are programmed via the EMIF CE space control registers.

<sup>&</sup>lt;sup>‡</sup> RS = Read Setup, RST = Read Strobe, RH = Read Hold, WS = Write Setup, WST = Write Strobe, WH = Write Hold. These parameters are programmed via the EMIF CE space control registers.

P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.


The sum of RS and RST (or WS and WST) must be a minimum of 4 in order to use ARDY input to extend strobe width.

P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

The sum of RS and RST (or WS and WST) must be a minimum of 4 in order to use ARDY input to extend strobe width.


<sup>#</sup> Select signals include:  $\overline{\text{CEx}}$ ,  $\overline{\text{BE}[3:0]}$ ,  $\overline{\text{EA}[21:2]}$ ,  $\overline{\text{AOE}}$ ; and for writes, include  $\overline{\text{ED}[31:0]}$ , with the exception that  $\overline{\text{CEx}}$  can stay active for an additional 7P ns following the end of the cycle.

### **ASYNCHRONOUS MEMORY TIMING (CONTINUED)**



<sup>†</sup> CPU clock is an internal signal.

Figure 15. Asynchronous Memory Read Timing (ARDY Not Used)




<sup>†</sup> CPU clock is an internal signal.

Figure 16. Asynchronous Memory Read Timing (ARDY Used)




#### **ASYNCHRONOUS MEMORY TIMING (CONTINUED)**



<sup>&</sup>lt;sup>†</sup> CPU clock is an internal signal.

Figure 17. Asynchronous Memory Write Timing (ARDY Not Used)



<sup>&</sup>lt;sup>†</sup> CPU clock is an internal signal.

Figure 18. Asynchronous Memory Write Timing (ARDY Used)

#### SYNCHRONOUS-BURST MEMORY TIMING

## timing requirements for synchronous-burst SRAM cycles (see Figure 19)

			-200	
NO.		MIN	MAX	UNIT
7	t <sub>su(EDV-CKO2H)</sub> Setup time, read EDx valid	before CLKOUT2 high 2.5		ns
8	t <sub>h(CKO2H-EDV)</sub> Hold time, read EDx valid a	fter CLKOUT2 high 1.5		ns

# switching characteristics over recommended operating conditions for synchronous-burst SRAM cycles<sup>†‡</sup> (see Figure 19 and Figure 20)


NO		DADAMETED	-200		
NO.		PARAMETER	MIN	MAX	UNIT
1	t <sub>osu(CEV-CKO2H)</sub>	Output setup time, CEx valid before CLKOUT2 high	P – 0.8		ns
2	toh(CKO2H-CEV)	Output hold time, CEx valid after CLKOUT2 high	P – 4		ns
3	t <sub>osu(BEV-CKO2H)</sub>	Output setup time, BEx valid before CLKOUT2 high	P – 0.8		ns
4	t <sub>oh(CKO2H-BEIV)</sub>	Output hold time, BEx invalid after CLKOUT2 high	P – 4		ns
5	t <sub>osu(EAV-CKO2H)</sub>	Output setup time, EAx valid before CLKOUT2 high	P – 0.8		ns
6	t <sub>oh(CKO2H-EAIV)</sub>	Output hold time, EAx invalid after CLKOUT2 high	P – 4		ns
9	t <sub>osu(ADSV-CKO2H)</sub>	Output setup time, SDCAS/SSADS valid before CLKOUT2 high	P – 0.8		ns
10	t <sub>oh(CKO2H-ADSV)</sub>	Output hold time, SDCAS/SSADS valid after CLKOUT2 high	P – 4		ns
11	t <sub>osu(OEV-CKO2H)</sub>	Output setup time, SDRAS/SSOE valid before CLKOUT2 high	P – 0.8		ns
12	toh(CKO2H-OEV)	Output hold time, SDRAS/SSOE valid after CLKOUT2 high	P – 4		ns
13	t <sub>osu(EDV-CKO2H)</sub>	Output setup time, EDx valid before CLKOUT2 high§	P – 1		ns
14	t <sub>oh(CKO2H-EDIV)</sub>	Output hold time, EDx invalid after CLKOUT2 high	P – 4		ns
15	t <sub>osu(WEV-CKO2H)</sub>	Output setup time, SDWE/SSWE valid before CLKOUT2 high	P – 0.8		ns
16	t <sub>oh(CKO2H-WEV)</sub>	Output hold time, SDWE/SSWE valid after CLKOUT2 high	P – 4		ns

 $<sup>^{\</sup>dagger}$  P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

<sup>‡</sup> SDCAS/SSADS, SDRAS/SSOE, and SDWE/SSWE operate as SSADS, SSOE, and SSWE, respectively, during SBSRAM accesses.


<sup>§</sup> For the first write in a series of one or more consecutive adjacent writes, the write data is generated one CLKOUT2 cycle early to accommodate the ED enable time.

## SYNCHRONOUS-BURST MEMORY TIMING (CONTINUED)



<sup>†</sup> SDCAS/SSADS, SDRAS/SSOE, and SDWE/SSWE operate as SSADS, SSOE, and SSWE, respectively, during SBSRAM accesses.

Figure 19. SBSRAM Read Timing



 $<sup>^{\</sup>dagger} \ \overline{SDCAS}/\overline{SSADS}, \ \overline{SDRAS}/\overline{SSOE}, \ \text{and} \ \overline{SDWE}/\overline{SSWE} \ \text{operate as} \ \overline{SSADS}, \ \overline{SSOE}, \ \text{and} \ \overline{SSWE}, \ \text{respectively, during SBSRAM accesses.}$ 

Figure 20. SBSRAM Write Timing

#### **SYNCHRONOUS DRAM TIMING**

### timing requirements for synchronous DRAM cycles (see Figure 21)

NO	NO.		-200	
NO.		MIN	MIN MAX	UNIT
7	t <sub>su(EDV-CKO2H)</sub> Setup time, read EDx valid before CLKOUT2 high	1.25		ns
8	t <sub>h(CKO2H-EDV)</sub> Hold time, read EDx valid after CLKOUT2 high	3		ns

# switching characteristics over recommended operating conditions for synchronous DRAM cycles $^{\dagger \ddagger}$ (see Figure 21–Figure 26)


		D.D.1115TED	-200	)	
NO.		PARAMETER	MIN	MAX	UNIT
1	t <sub>osu(CEV-CKO2H)</sub>	Output setup time, CEx valid before CLKOUT2 high	P – 1		ns
2	toh(CKO2H-CEV)	Output hold time, CEx valid after CLKOUT2 high	P – 3.5		ns
3	t <sub>osu(BEV-CKO2H)</sub>	Output setup time, BEx valid before CLKOUT2 high	P – 1		ns
4	toh(CKO2H-BEIV)	Output hold time, BEx invalid after CLKOUT2 high	P – 3.5		ns
5	t <sub>osu(EAV-CKO2H)</sub>	Output setup time, EAx valid before CLKOUT2 high	P – 1		ns
6	toh(CKO2H-EAIV)	Output hold time, EAx invalid after CLKOUT2 high	P – 3.5		ns
9	t <sub>osu(CASV-CKO2H)</sub>	Output setup time, SDCAS/SSADS valid before CLKOUT2 high	P – 1		ns
10	t <sub>oh(CKO2H-CASV)</sub>	Output hold time, SDCAS/SSADS valid after CLKOUT2 high	P – 3.5		ns
11	t <sub>osu(EDV-CKO2H)</sub>	Output setup time, EDx valid before CLKOUT2 high§	P – 3		ns
12	toh(CKO2H-EDIV)	Output hold time, EDx invalid after CLKOUT2 high	P – 3.5		ns
13	t <sub>osu(WEV-CKO2H)</sub>	Output setup time, SDWE/SSWE valid before CLKOUT2 high	P – 1		ns
14	toh(CKO2H-WEV)	Output hold time, SDWE/SSWE valid after CLKOUT2 high	P – 3.5		ns
15	t <sub>osu(SDA10V-CKO2H)</sub>	Output setup time, SDA10 valid before CLKOUT2 high	P – 1		ns
16	toh(CKO2H-SDA10IV)	Output hold time, SDA10 invalid after CLKOUT2 high	P – 3.5		ns
17	t <sub>osu(RASV-CKO2H)</sub>	Output setup time, SDRAS/SSOE valid before CLKOUT2 high	P – 1		ns
18	t <sub>oh(CKO2H-RASV)</sub>	Output hold time, SDRAS/SSOE valid after CLKOUT2 high	P – 3.5		ns

 $<sup>\</sup>uparrow$  P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

<sup>\*</sup> SDCAS/SSADS, SDRAS/SSOE, and SDWE/SSWE operate as SDCAS, SDRAS, and SDWE, respectively, during SDRAM accesses.


<sup>§</sup> For the first write in a series of one or more consecutive adjacent writes, the write data is generated one CLKOUT2 cycle early to accommodate the ED enable time.

#### **SYNCHRONOUS DRAM TIMING (CONTINUED)**



<sup>†</sup> SDCAS/SSADS, SDRAS/SSOE, and SDWE/SSWE operate as SDCAS, SDRAS, and SDWE, respectively, during SDRAM accesses.

Figure 21. Three SDRAM READ Commands




<sup>†</sup> SDCAS/SSADS, SDRAS/SSOE, and SDWE/SSWE operate as SDCAS, SDRAS, and SDWE, respectively, during SDRAM accesses.

Figure 22. Three SDRAM WRT Commands




### **SYNCHRONOUS DRAM TIMING (CONTINUED)**



<sup>†</sup> SDCAS/SSADS, SDRAS/SSOE, and SDWE/SSWE operate as SDCAS, SDRAS, and SDWE, respectively, during SDRAM accesses.

Figure 23. SDRAM ACTV Command




 $<sup>^{\</sup>dagger} \overline{\text{SDCAS}}/\overline{\text{SSADS}}, \overline{\text{SDRAS}}/\overline{\text{SSOE}}, \text{ and } \overline{\text{SDWE}}/\overline{\text{SSWE}} \text{ operate as } \overline{\text{SDCAS}}, \overline{\text{SDRAS}}, \text{ and } \overline{\text{SDWE}}, \text{ respectively, during SDRAM accesses.}$ 

Figure 24. SDRAM DCAB Command




#### SYNCHRONOUS DRAM TIMING (CONTINUED)



<sup>†</sup> SDCAS/SSADS, SDRAS/SSOE, and SDWE/SSWE operate as SDCAS, SDRAS, and SDWE, respectively, during SDRAM accesses.

Figure 25. SDRAM REFR Command



<sup>†</sup> SDCAS/SSADS, SDRAS/SSOE, and SDWE/SSWE operate as SDCAS, SDRAS, and SDWE, respectively, during SDRAM accesses.

Figure 26. SDRAM MRS Command

#### **HOLD/HOLDA TIMING**

### timing requirements for the HOLD/HOLDA cycles<sup>†</sup> (see Figure 27)

No	NO		-200	
NO.		MIN MAX	UNIT	
3	t <sub>oh(HOLDAL-HOLDL)</sub> Output hold time, HOLD low after HOLDA low	Р		ns


<sup>†</sup> P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

### switching characteristics over recommended operating conditions for the HOLD/HOLDA cycles<sup>†‡</sup> (see Figure 27)

	PARAMETER		-20	-200	
NO.			MIN	MAX	UNIT
1	t <sub>d(HOLDL-EMHZ)</sub>	Delay time, HOLD low to EMIF Bus high impedance	4P	§	ns
2	t <sub>d</sub> (EMHZ-HOLDAL)	Delay time, EMIF Bus high impedance to HOLDA low	0	2P	ns
4	t <sub>d</sub> (HOLDH-EMLZ)	Delay time, HOLD high to EMIF Bus low impedance	3P	7P	ns
5	t <sub>d(EMLZ-HOLDAH)</sub>	Delay time, EMIF Bus low impedance to HOLDA high	0	2P	ns

 $<sup>^{\</sup>dagger}$  P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

<sup>§</sup> All pending EMIF transactions are allowed to complete before HOLDA is asserted. The worst case for this is an asynchronous read or write with external ARDY used or a minimum of eight consecutive SDRAM reads or writes when RBTR8 = 1. If no bus transactions are occurring, then the minimum delay time can be achieved. Also, bus hold can be indefinitely delayed by setting NOHOLD = 1.



<sup>†</sup> EMIF Bus consists of CE[3:0], BE[3:0], ED[31:0], EA[21:2], ARE, AOE, AWE, SDCAS/SSADS, SDRAS/SSOE, SDWE/SSWE, and SDA10.

Figure 27. HOLD/HOLDA Timing

<sup>‡</sup> EMIF Bus consists of CE[3:0], BE[3:0], ED[31:0], EA[21:2], ARE, AOE, AWE, SDCAS/SSADS, SDRAS/SSOE, SDWE/SSWE, and SDA10.

#### **RESET TIMING**

### timing requirements for reset (see Figure 28)

NO			-200		
NO.				MAX	UNIT
_		Width of the RESET pulse (PLL stable) <sup>†</sup>	10P <sup>‡</sup>		ns
1	t <sub>w(RST)</sub>	Width of the RESET pulse (PLL needs to sync up)§	250		μs
10	t <sub>su(ED)</sub>	Setup time, ED boot configuration bits valid before RESET high¶	5P <sup>‡#</sup>		ns
11	t <sub>h(ED)</sub>	Hold time, ED boot configuration bits valid after RESET high¶	5P <sup>‡</sup>		ns

<sup>&</sup>lt;sup>†</sup> This parameter applies to CLKMODE x1 when CLKIN is stable, and applies to CLKMODE x4, x6, x7, x8, x9, x10, and x11 when CLKIN and PLL are stable.

# switching characteristics over recommended operating conditions during reset<sup>‡||</sup> (see Figure 28)

No	DADAMETED		-200		
NO.		PARAMETER		MAX	UNIT
2	t <sub>d(RSTL-CKO2IV)</sub>	Delay time, RESET low to CLKOUT2 invalid	Р		ns
3	t <sub>d(RSTH-CKO2V)</sub>	Delay time, RESET high to CLKOUT2 valid		4P	ns
4	t <sub>d(RSTL-HIGHIV)</sub>	Delay time, RESET low to high group invalid	Р		ns
5	t <sub>d(RSTH-HIGHV)</sub>	Delay time, RESET high to high group valid		4P	ns
6	t <sub>d(RSTL-LOWIV)</sub>	Delay time, RESET low to low group invalid	Р		ns
7	t <sub>d(RSTH-LOWV)</sub>	Delay time, RESET high to low group valid		4P	ns
8	t <sub>d(RSTL-ZHZ)</sub>	Delay time, RESET low to Z group high impedance	Р		ns
9	t <sub>d(RSTH-ZV)</sub>	Delay time, RESET high to Z group valid		4P	ns

 $<sup>^{\</sup>ddagger}$  P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

High group consists of: HOLD

Low group consists of: IACK, INUM[3:0], DMAC[3:0], PD, TOUT0, and TOUT1, XSP CLK, XSP DO, and XSP CS

Z group consists of: EA[21:2], ED[31:0], CE[3:0], BE[3:0], ARE, AWE, AOE, SDCAS/SSADS, SDRAS/SSOE, SDWE/SSWE,

SDA10, CLKX0, CLKX1, FSX0, FSX1, DX0, DX1, CLKR0, CLKR1, FSR0, FSR1, AD[31:0], PCBE[3:0], PINTA, PREQ, PSERR, PPERR, PDEVSEL, PFRAME, PIRDY, PPAR, PSTOP, PTRDY, and PME




 $<sup>^{\</sup>ddagger}$  P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

<sup>§</sup> This parameter applies to CLKMODE x4, x6, x7, x8, x9, x10, and x11 only. The RESET signal is not connected internally to the Clock PLL circuit. The PLL requires a minimum of 250 μs to stabilize following device power up or after PLL configuration has been changed. During that time, RESET must be asserted to ensure proper device operation. See the *clock PLL* section for power up (specifically Figure 5, Note E) and for PLL lock times (Table 4).

<sup>¶</sup> ED[31:0] are the boot configuration pins during device reset.

<sup>#</sup> A 250 μs setup time before the rising edge of RESET is required when using CLKMODE x4, x6, x7, x8, x9, x10, or x11.

# **RESET TIMING (CONTINUED)**



<sup>†</sup> High group consists of:

HOLDA

Low group consists of: Z group consists of:

IACK, INUM[3:0], DMAC[3:0], PD, TOUT0, and TOUT1, XSP\_CLK, XSP\_DO, and XSP\_CS

EA[21:2], ED[31:0], CE[3:0], BE[3:0], ARE, AWE, AOE, SDCAS/SSADS, SDRAS/SSOE, SDWE/SSWE, SDA10, CLKX0, CLKX1, ESX0, ESX1, DX0, DX1, CLKR0, CLKR1, ESR0, ESR1, AD[31:0]

SDA10, CLKX0, CLKX1, FSX0, FSX1, DX0, DX1, CLKR0, CLKR1, FSR0, FSR1, AD[31:0], PCBE[3:0], PINTA, PREQ, PSERR, PPERR, PDEVSEL, PFRAME, PIRDY, PPAR, PSTOP, PTRDY, and PME

Figure 28. Reset Timing

<sup>&</sup>lt;sup>‡</sup> ED[31:0] are the boot configuration pins during device reset.

#### **EXTERNAL INTERRUPT TIMING**

## timing requirements for interrupt response cycles<sup>†</sup> (see Figure 29)

NO			-200	
NO.		MIN I	MAX	UNIT
2	t <sub>w(ILOW)</sub> Width of the interrupt pulse low	2P		ns
3	t <sub>w(IHIGH)</sub> Width of the interrupt pulse high	2P		ns

 $<sup>^{\</sup>dagger}$  P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

# switching characteristics over recommended operating conditions during interrupt response cycles $^{\dagger}$ (see Figure 29)

	2.2		-200		UNIT
NO.	PARAMETER			MAX	
1	t <sub>R</sub> (EINTH – IACKH)	Response time, EXT_INTx high to IACK high	9P		ns
4	t <sub>d</sub> (CKO2L-IACKV)	Delay time, CLKOUT2 low to IACK valid	0	10	ns
5	t <sub>d(CKO2L-INUMV)</sub>	Delay time, CLKOUT2 low to INUMx valid	0	10	ns
6	t <sub>d(CKO2L-INUMIV)</sub>	Delay time, CLKOUT2 low to INUMx invalid	0	10	ns

 $<sup>^{\</sup>dagger}$  P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.




Figure 29. Interrupt Timing

## **PCI I/O TIMINGS**

## timing requirements for PCI inputs (see Figure 30)

NO			0	LINUT
NO.		MIN	MAX	UNIT
5	t <sub>su(IV-PCLKH)</sub> Setup time, input valid before PCLK high	7		ns
6	t <sub>h(IV-PCLKH)</sub> Hold time, input valid after PCLK high	0		ns

# switching characteristics over recommended operating conditions for PCI outputs (see Figure 30)

	PARAMETER		-20		
NO.		PARAMETER		MAX	UNIT
1	t <sub>d(PCLKH-OV)</sub>	Delay time, PCLK high to output valid		11	ns
2	t <sub>d</sub> (PCLKH-OIV)	Delay time, PCLK high to output invalid	2		ns
3	t <sub>d(PCLKH-OLZ)</sub>	Delay time, PCLK high to output low impedance	2		ns
4	t <sub>d(PCLKH-OHZ)</sub>	Delay time, PCLK high to output high impedance		28	ns




Figure 30. PCI Intput/Output Timings

#### **PCI RESET TIMING**

# timing requirements for PCI reset (see Figure 31)

NO	NO.		-20		
NO.			MIN	MAX	UNIT
1	t <sub>w(PRST)</sub>	Pulse duration, PRST	1		ms
2	t <sub>su(PCLKA-PRSTH)</sub>	Setup time, PCLK active before PRST high	100		μs




Figure 31. PCI Reset (PRST) Timings

#### PCI SERIAL EEPROM INTERFACE TIMING

# timing requirements for serial EEPROM interface (see Figure 32)

		-20		
NO.		MIN	MIN MAX	UNIT
8	t <sub>su(DIV-CLKH)</sub> Setup time, XSP_DI valid before XSP_CLK high	50		ns
9	t <sub>h(CLKH-DIV)</sub> Hold time, XSP_DI valid after XSP_CLK high	0		ns

# switching characteristics over recommended operating conditions for serial EEPROM interface<sup>†</sup> (see Figure 32)

		PARAMETER			-200		
NO.	PARAMETER		MIN	NOM	MAX	UNIT	
1	t <sub>w(CSL)</sub>	Pulse duration, XSP_CS low		2046P		ns	
2	t <sub>d(CLKL-CSL)</sub>	Delay time, XSP_CLK low to XSP_CS low		0		ns	
3	t <sub>d</sub> (CSH-CLKH)	Delay time, XSP_CS high to XSP_CLK high		1023P		ns	
4	t <sub>w(CLKH)</sub>	Pulse duration, XSP_CLK high		1023P		ns	
5	t <sub>w(CLKL)</sub>	Pulse duration, XSP_CLK low		1023P		ns	
6	t <sub>osu(DOV-CLKH)</sub>	Output setup time, XSP_DO valid after XSP_CLK high		1023P		ns	
7	t <sub>oh(CLKH-DOV)</sub>	Output hold time, XSP_DO valid after XSP_CLK high		1023P		ns	

<sup>†</sup> P = 1/CPU clock frequency in ns. For example, when running parts at  $\frac{1}{200}$  MHz, use P = 5 ns.




Figure 32. PCI Serial EEPROM Interface Timing

#### MULTICHANNEL BUFFERED SERIAL PORT TIMING

## timing requirements for McBSP<sup>†‡</sup> (see Figure 33)

				-20	00	
NO.				MIN	MAX	UNIT
2	t <sub>c(CKRX)</sub>	Cycle time, CLKR/X	CLKR/X ext	2P <sup>§</sup>		ns
3	t <sub>w(CKRX)</sub>	Pulse duration, CLKR/X high or CLKR/X low	CLKR/X ext	P-1 <sup>¶</sup>		ns
_		Cabinations automal EOD high hafara OLVD law	CLKR int	9		
5	t <sub>su(FRH-CKRL)</sub>	Setup time, external FSR high before CLKR low	CLKR ext	2		ns
6	t <sub>h(CKRL-FRH)</sub> Hold	Hold time, external FSR high after CLKR low	CLKR int	6		
		Hold time, external FSH high after CLKH low	CLKR ext	3		ns
	t <sub>su(DRV-CKRL)</sub> Setu	Out of the DD offsthefee OLKD to	CLKR int	8		
7		Setup time, DR valid before CLKR low	CLKR ext	0.5		ns
		Hold time DD valid after OH/D lave	CLKR int	4		
8	th(CKRL-DRV)	Hold time, DR valid after CLKR low	CLKR ext	3		ns
40		Out a time a family EOV bight hafter OHOV b	CLKX int	9		
10	t <sub>su(FXH-CKXL)</sub>	Setup time, external FSX high before CLKX low	CLKX ext	2		ns
44		(L-FXH) Hold time, external FSX high after CLKX low	CLKX int	6		
11	h(CKXL-FXH)		CLKX ext	3		ns

<sup>†</sup> CLKRP = CLKXP = FSRP = FSXP = 0. If the polarity of any of the signals is inverted, then the timing references of that signal are also inverted.

 $<sup>^{\</sup>ddagger}$  P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

The maximum bit rate for the C6205 devices is 100 Mbps or CPU/2 (the slower of the two). Care must be taken to ensure that the AC timings specified in this data sheet are met. The maximum bit rate for McBSP-to-McBSP communications is 100 MHz; therefore, the minimum CLKR/X clock cycle is either twice the CPU cycle time (2P), or 10 ns (100 MHz), whichever value is larger. For example, when running parts at 200 MHz (P = 5 ns), use 10 ns as the minimum CLKR/X clock cycle (by setting the appropriate CLKGDV ratio or external clock source). When running parts at 100 MHz (P = 10 ns), use 2P = 20 ns (50 MHz) as the minimum CLKR/X clock cycle. The maximum bit rate for McBSP-to-McBSP communications applies when the serial port is a master of the clock and frame syncs (with CLKR connected to CLKX, FSR connected to FSX, CLKXM = FSXM = 1, and CLKRM = FSRM = 0) in data delay 1 or 2 mode (R/XDATDLY = 01b or 10b) and the other device the McBSP communicates to is a slave.

<sup>&</sup>lt;sup>¶</sup> The minimum CLKR/X pulse duration is either (P−1) or 4 ns, whichever is larger. For example, when running parts at 200 MHz (P = 5 ns), use 4 ns as the minimum CLKR/X pulse duration. When running parts at 100 MHz (P = 10 ns), use (P−1) = 9 ns as the minimum CLKR/X pulse duration.

### **MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)**

### switching characteristics over recommended operating conditions for McBSP<sup>†‡</sup> (see Figure 33)

		PARAMETER				
NO.		MIN	MAX	UNIT		
1	t <sub>d</sub> (CKSH-CKRXH)	Delay time, CLKS high to CLKR/X high for internal CLKR/X generated from CLKS input		3	12	ns
2	t <sub>c(CKRX)</sub>	Cycle time, CLKR/X	CLKR/X int	2P-2 <sup>§¶</sup>		ns
3	t <sub>w(CKRX)</sub>	Pulse duration, CLKR/X high or CLKR/X low	CLKR/X int	C – 2#	C + 2#	ns
4	t <sub>d(CKRH-FRV)</sub>	Delay time, CLKR high to internal FSR valid	CLKR int	-3	3	ns
_	t <sub>d(CKXH-FXV)</sub>	XH-FXV) Delay time, CLKX high to internal FSX valid	CLKX int	-3	3	
9			CLKX ext	3	9	ns
40		Disable time, DX high impedance following last data bit from CLKX high	CLKX int	-1	4	
12	<sup>t</sup> dis(CKXH-DXHZ)		CLKX ext	3	9	ns
40		B. I. II. OHOVIELL BY III.	CLKX int	-1	4	
13	t <sub>d</sub> (CKXH-DXV)	Delay time, CLKX high to DX valid	CLKX ext	2	12	ns
		Delay time, FSX high to DX valid	FSX int	-1	5	
14	t <sub>d</sub> (FXH-DXV) ONLY applies when in data delay 0 (XDATDLY = 00b) mode.	FSX ext	2	12	ns	

<sup>†</sup> CLKRP = CLKXP = FSRP = FSXP = 0. If the polarity of any of the signals is inverted, then the timing references of that signal are also inverted.

S = sample rate generator input clock = P if CLKSM = 1 (P = 1/CPU clock frequency)

= sample rate generator input clock = P\_clks if CLKSM = 0 (P\_clks = CLKS period)

H = CLKX high pulse width = (CLKGDV/2 + 1) \* S if CLKGDV is even

= (CLKGDV + 1)/2 \* S if CLKGDV is odd or zero

L = CLKX low pulse width = (CLKGDV/2) \* S if CLKGDV is even

= (CLKGDV + 1)/2 \* S if CLKGDV is odd or zero

CLKGDV should be set appropriately to ensure the McBSP bit rate does not exceed the 100-MHz limit.

<sup>&</sup>lt;sup>‡</sup> Minimum delay times also represent minimum output hold times.

<sup>§</sup> P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

The maximum bit rate for the C6205 devices is 100 Mbps or CPU/2 (the slower of the two). Care must be taken to ensure that the AC timings specified in this data sheet are met. The maximum bit rate for McBSP-to-McBSP communications is 100 MHz; therefore, the minimum CLKR/X clock cycle is either twice the CPU cycle time (2P), or 10 ns (100 MHz), whichever value is larger. For example, when running parts at 200 MHz (P = 5 ns), use 10 ns as the minimum CLKR/X clock cycle (by setting the appropriate CLKGDV ratio or external clock source). When running parts at 100 MHz (P = 10 ns), use 2P = 20 ns (50 MHz) as the minimum CLKR/X clock cycle. The maximum bit rate for McBSP-to-McBSP communications applies when the serial port is a master of the clock and frame syncs (with CLKR connected to CLKX, FSR connected to FSX, CLKXM = FSXM = 1, and CLKRM = FSRM = 0) in data delay 1 or 2 mode (R/XDATDLY = 01b or 10b) and the other device the McBSP communicates to is a slave.

 $<sup>^{\#}</sup>$  C = H or L




Figure 33. McBSP Timings

### MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)

## timing requirements for FSR when GSYNC = 1 (see Figure 34)

NO			-20		
NO.			MIN	MAX	UNIT
1	t <sub>su(FRH-CKSH)</sub>	Setup time, FSR high before CLKS high	4		ns
2	t <sub>h(CKSH-FRH)</sub>	Hold time, FSR high after CLKS high	4		ns




Figure 34. FSR Timing When GSYNC = 1

### timing requirements for McBSP as SPI master or slave: CLKSTP = 10b, CLKXP = 0<sup>†‡</sup> (see Figure 35)

		-200				
NO.		MAS	ΓER	SLA	VE	UNIT
		MIN	MAX	MIN	MAX	
4	t <sub>su(DRV-CKXL)</sub> Setup time, DR valid before CLKX low	12		2 – 3P		ns
5	t <sub>h(CKXL-DRV)</sub> Hold time, DR valid after CLKX low	4		6 + 6P		ns

<sup>†</sup> P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

# switching characteristics over recommended operating conditions for McBSP as SPI master or slave: CLKSTP = 10b, CLKXP = $0^{\dagger \ddagger}$ (see Figure 35)

NO.		PARAMETER	MAS	TER§	SL	AVE	UNIT
			MIN	MAX	MIN	MAX	
1	t <sub>h(CKXL-FXL)</sub>	Hold time, FSX low after CLKX low <sup>¶</sup>	T – 3	T + 5			ns
2	t <sub>d(FXL-CKXH)</sub>	Delay time, FSX low to CLKX high#	L – 4	L + 5			ns
3	t <sub>d(CKXH-DXV)</sub>	Delay time, CLKX high to DX valid	-4	5	3P + 3	5P + 17	ns
6	t <sub>dis(CKXL-DXHZ)</sub>	Disable time, DX high impedance following last data bit from CLKX low	L – 2	L + 3			ns
7	t <sub>dis(FXH-DXHZ)</sub>	Disable time, DX high impedance following last data bit from FSX high			P+3	3P + 17	ns
8	t <sub>d(FXL-DXV)</sub>	Delay time, FSX low to DX valid			2P + 2	4P + 17	ns

 $<sup>^{\</sup>dagger}$  P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

H = CLKX high pulse width = (CLKGDV/2 + 1) \* S if CLKGDV is even

= (CLKGDV + 1)/2 \* S if CLKGDV is odd or zero

L = CLKX low pulse width = (CLKGDV/2) \* S if CLKGDV is even

= (CLKGDV + 1)/2 \* S if CLKGDV is odd or zero

CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSP

CLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP



<sup>&</sup>lt;sup>‡</sup> For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

<sup>&</sup>lt;sup>‡</sup> For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

<sup>§</sup> S = sample rate generator input clock = P if CLKSM = 1 (P = 1/CPU clock frequency)

<sup>=</sup> sample rate generator input clock = P clks if CLKSM = 0 (P clks = CLKS period)

T = CLKX period = (1 + CLKGDV) \* S

FSRP = FSXP = 1. As a SPI master, FSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on FSX and FSR is inverted before being used internally.

<sup>#</sup> FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (CLKX).




Figure 35. McBSP Timing as SPI Master or Slave: CLKSTP = 10b, CLKXP = 0

### timing requirements for McBSP as SPI master or slave: CLKSTP = 11b, CLKXP = 0<sup>†‡</sup> (see Figure 36)

			-200				
NO.			MAS	ΓER	SLA	VΕ	UNIT
			MIN	MAX	MIN	MAX	
4	t <sub>su(DRV-CKXH)</sub> Setup time, I	OR valid before CLKX high	12		2 – 3P		ns
5	t <sub>h(CKXH-DRV)</sub> Hold time, D	R valid after CLKX high	4		5 + 6P		ns

<sup>†</sup> P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

# switching characteristics over recommended operating conditions for McBSP as SPI master or slave: CLKSTP = 11b, CLKXP = $0^{\dagger \ddagger}$ (see Figure 36)

NO.	PARAMETER		MAS	TER§	SLAVE		UNIT
			MIN	MAX	MIN	MAX	
1	t <sub>h(CKXL-FXL)</sub>	Hold time, FSX low after CLKX low <sup>¶</sup>	L – 2	L + 3			ns
2	t <sub>d(FXL-CKXH)</sub>	Delay time, FSX low to CLKX high#	T – 2	T + 3			ns
3	t <sub>d(CKXL-DXV)</sub>	Delay time, CLKX low to DX valid	-2	4	3P + 4	5P + 17	ns
6	t <sub>dis</sub> (CKXL-DXHZ)	Disable time, DX high impedance following last data bit from CLKX low	-2	4	3P + 3	5P + 17	ns
7	t <sub>d(FXL-DXV)</sub>	Delay time, FSX low to DX valid	H – 2	H + 4	2P + 2	4P + 17	ns

 $<sup>^{\</sup>dagger}$  P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

H = CLKX high pulse width = (CLKGDV/2 + 1) \* S if CLKGDV is even

= (CLKGDV + 1)/2 \* S if CLKGDV is odd or zero

L = CLKX low pulse width = (CLKGDV/2) \* S if CLKGDV is even

= (CLKGDV + 1)/2 \* S if CLKGDV is odd or zero

CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSP

CLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP

<sup>#</sup> FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (CLKX).




Figure 36. McBSP Timing as SPI Master or Slave: CLKSTP = 11b, CLKXP = 0

<sup>&</sup>lt;sup>‡</sup> For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

<sup>&</sup>lt;sup>‡</sup> For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

<sup>§</sup> S = sample rate generator input clock = P if CLKSM = 1 (P = 1/CPU clock frequency)

<sup>=</sup> sample rate generator input clock = P clks if CLKSM = 0 (P clks = CLKS period)

T = CLKX period = (1 + CLKGDV) \* S

FSRP = FSXP = 1. As a SPI master, FSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on FSX and FSR is inverted before being used internally.

### **MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)**

## timing requirements for McBSP as SPI master or slave: CLKSTP = 10b, CLKXP = 1<sup>†‡</sup> (see Figure 37)

				-2	200		
NO.			MAS	TER	SLA	/E	UNIT
			MIN	MAX	MIN	MAX	
4	t <sub>su(DRV-CKXH)</sub>	Setup time, DR valid before CLKX high	12		2 – 3P		ns
5	t <sub>h(CKXH-DRV)</sub>	Hold time, DR valid after CLKX high	4		5 + 6P		ns

<sup>†</sup> P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

# switching characteristics over recommended operating conditions for McBSP as SPI master or slave: CLKSTP = 10b, CLKXP = $1^{\dagger \ddagger}$ (see Figure 37)

				_	-200		
NO.		PARAMETER	MAS	TER§	SL	AVE	UNIT
			MIN	MAX	MIN	MAX	
1	t <sub>h(CKXH-FXL)</sub>	Hold time, FSX low after CLKX high <sup>¶</sup>	T – 2	T + 3			ns
2	t <sub>d(FXL-CKXL)</sub>	Delay time, FSX low to CLKX low#	H – 2	H + 3			ns
3	t <sub>d(CKXL-DXV)</sub>	Delay time, CLKX low to DX valid	-2	4	3P + 4	5P + 17	ns
6	t <sub>dis(CKXH-DXHZ)</sub>	Disable time, DX high impedance following last data bit from CLKX high	H – 2	H + 3			ns
7	t <sub>dis(FXH-DXHZ)</sub>	Disable time, DX high impedance following last data bit from FSX high			P + 3	3P + 17	ns
8	t <sub>d(FXL-DXV)</sub>	Delay time, FSX low to DX valid			2P + 2	4P + 17	ns

 $<sup>^{\</sup>dagger}$  P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

T = CLKX period = (1 + CLKGDV) \* S

H = CLKX high pulse width = (CLKGDV/2 + 1) \* S if CLKGDV is even

= (CLKGDV + 1)/2 \* S if CLKGDV is odd or zero

L = CLKX low pulse width = (CLKGDV/2) \*S if CLKGDV is even

= (CLKGDV + 1)/2 \* S if CLKGDV is odd or zero

CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSP

CLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP



<sup>&</sup>lt;sup>‡</sup> For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

<sup>&</sup>lt;sup>‡</sup> For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

<sup>§</sup> S = sample rate generator input clock = P if CLKSM = 1 (P = 1/CPU clock frequency)

<sup>=</sup> sample rate generator input clock = P\_clks if CLKSM = 0 (P\_clks = CLKS period)

FSRP = FSXP = 1. As a SPI master, FSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on FSX and FSR is inverted before being used internally.

<sup>#</sup> FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (CLKX).




Figure 37. McBSP Timing as SPI Master or Slave: CLKSTP = 10b, CLKXP = 1

### **MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)**

## timing requirements for McBSP as SPI master or slave: CLKSTP = 11b, CLKXP = 1<sup>†‡</sup> (see Figure 38)

				-	-200		
NO.			MAS	MASTER SLAVE		SLAVE	
			MIN	MAX	MIN	MAX	
4	t <sub>su(DRV-CKXL)</sub>	Setup time, DR valid before CLKX low	12		2 – 3P		ns
5	t <sub>h(CKXL-DRV)</sub>	Hold time, DR valid after CLKX low	4		5 + 6P		ns

<sup>†</sup> P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

# switching characteristics over recommended operating conditions for McBSP as SPI master or slave: CLKSTP = 11b, CLKXP = $1^{\dagger \ddagger}$ (see Figure 38)

				-	-200		
NO.		PARAMETER	MAS	TER§	SL	AVE	UNIT
			MIN	MAX	MIN	MAX	
1	t <sub>h(CKXH-FXL)</sub>	Hold time, FSX low after CLKX high <sup>¶</sup>	H – 2	H + 3			ns
2	t <sub>d(FXL-CKXL)</sub>	Delay time, FSX low to CLKX low#	T – 2	T + 1			ns
3	t <sub>d(CKXH-DXV)</sub>	Delay time, CLKX high to DX valid	-2	4	3P + 4	5P + 17	ns
6	t <sub>dis</sub> (CKXH-DXHZ)	Disable time, DX high impedance following last data bit from CLKX high	-2	4	3P + 3	5P + 17	ns
7	t <sub>d(FXL-DXV)</sub>	Delay time, FSX low to DX valid	L – 2	L + 4	2P + 2	4P + 17	ns

 $<sup>^{\</sup>dagger}$  P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

H = CLKX high pulse width = (CLKGDV/2 + 1) \* S if CLKGDV is even

= (CLKGDV + 1)/2 \* S if CLKGDV is odd or zero

L = CLKX low pulse width = (CLKGDV/2) \* S if CLKGDV is even

= (CLKGDV + 1)/2 \* S if CLKGDV is odd or zero

CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSP

CLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP

<sup>#</sup> FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (CLKX).




Figure 38. McBSP Timing as SPI Master or Slave: CLKSTP = 11b, CLKXP = 1



<sup>&</sup>lt;sup>‡</sup> For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

<sup>&</sup>lt;sup>‡</sup> For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

<sup>§</sup> S = sample rate generator input clock = P if CLKSM = 1 (P = 1/CPU clock frequency)

<sup>=</sup> sample rate generator input clock = P clks if CLKSM = 0 (P clks = CLKS period)

T = CLKX period = (1 + CLKGDV) \* S

FSRP = FSXP = 1. As a SPI master, FSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on FSX and FSR is inverted before being used internally.

#### DMAC, TIMER, POWER-DOWN TIMING

# switching characteristics over recommended operating conditions for DMAC outputs<sup>†</sup> (see Figure 39)

	DADAMETED	-20	0	LINUT
NO.	PARAMETER	MIN	MAX	UNIT
1	t <sub>w(DMACH)</sub> Pulse duration, DMAC high	2P-3		ns

 $<sup>^{\</sup>dagger}$  P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.



Figure 39. DMAC Timing

## timing requirements for timer inputs<sup>†</sup> (see Figure 40)

		-20	00	
NO.		MIN	MAX	UNIT
1	t <sub>w(TINPH)</sub> Pulse duration, TINP high	2P		ns
2	t <sub>w(TINPL)</sub> Pulse duration, TINP low	2P		ns

 $<sup>^{\</sup>dagger}$  P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

# switching characteristics over recommended operating conditions for timer outputs<sup>†</sup> (see Figure 40)

NO	DADAMETED	-20	0	
NO.	PARAMETER	MIN	MAX	UNIT
3	t <sub>w(TOUTH)</sub> Pulse duration, TOUT high	2P-3		ns
4	t <sub>w(TOUTL)</sub> Pulse duration, TOUT low	2P-3		ns

 $<sup>^{\</sup>dagger}$  P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.




Figure 40. Timer Timing

# DMAC, TIMER, POWER-DOWN TIMING (CONTINUED)

switching characteristics over recommended operating conditions for power-down outputs<sup>†</sup> (see Figure 41)

NO PARAMETER		-20	00	
NO.	PARAMETER	MIN	MAX	UNIT
1	t <sub>w(PDH)</sub> Pulse duration, PD high	2P		ns

<sup>†</sup> P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.




Figure 41. Power-Down Timing

#### **JTAG TEST-PORT TIMING**

## timing requirements for JTAG test port (see Figure 42)

NO			-200		
NO.			MIN	MAX	UNIT
1	t <sub>c(TCK)</sub>	Cycle time, TCK	35		ns
3	t <sub>su(TDIV-TCKH)</sub>	Setup time, TDI/TMS/TRST valid before TCK high	11		ns
4	t <sub>h(TCKH-TDIV)</sub>	Hold time, TDI/TMS/TRST valid after TCK high	9		ns

# switching characteristics over recommended operating conditions for JTAG test port (see Figure 42)

NO	DADAMETED		-200		
NO.	O. PARAMETER	MIN	MAX	UNIT	
2	t <sub>d(TCKL-TDOV)</sub> Delay time, TCK low to TDO valid	-4.5	12	ns	





Figure 42. JTAG Test-Port Timing

#### **MECHANICAL DATA**

#### GHK (S-PBGA-N288)

#### PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. MicroStar BGA™ configuration

#### thermal resistance characteristics (S-PBGA package)

NO		°C/W	Air Flow (m/s†)
1	$R\Theta_{JC}$ Junction-to-case	9.5	N/A
2	$R\Theta_{JA}$ Junction-to-free air	26.5	0.00
3	$R\Theta_{JA}$ Junction-to-free air	23.9	0.50
4	RΘ <sub>JA</sub> Junction-to-free air	22.6	1.00
5	$R\Theta_{JA}$ Junction-to-free air	21.3	2.00

<sup>†</sup> m/s = meters per second

MicroStar BGA is a trademark of Texas Instruments.



#### **REVISION HISTORY**

This data sheet revision history highlights the technical changes made to the SPR106D device-specific data sheet to make it an SPRS106E revision.

**Scope:** Applicable updates to the C62x device family, specifically relating to the C6205 device, have been incorporated.

PAGE(S) NO.	ADDITIONS/CHANGES/DELETIONS
All	Updated the title for literature number SPRU190 to:
	TMS320C6000 DSP Peripherals Overview Reference Guide
9	memory map summary:
	Changed the document reference in the last sentence of the paragraph.
28	Added the power-down mode logic section and accompanying information.
36	switching characteristics over recommended operating conditions for CLKOUT2 table: Removed NO. 1 (parameter $t_{c(CKO2)}$ ) from the table.





.com 17-Dec-2004

#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
TMS320C6205DGHK200	ACTIVE	BGA	GHK	288	90	None	SNPB	Level-3-220C-168HR
TMS320C6205GHK200	ACTIVE	BGA	GHK	288	90	None	SNPB	Level-3-220C-168HR
TMS320C6205GHKA200	ACTIVE	BGA	GHK	288	90	None	SNPB	Level-3-220C-168HR
TMS32C6205DGHKA200	ACTIVE	BGA	GHK	288	90	None	SNPB	Level-3-220C-168HR
TMX320C6205GHK	OBSOLETE	BGA	GHK	288		None	Call TI	Call TI

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - May not be currently available - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

None: Not yet available Lead (Pb-Free).

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDECindustry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# GHK (S-PBGA-N288)

# PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated