AM29F080-90SI, AM29F080A-120EC, AM29F080B Selling Leads, Datasheet
MFG:AMD Package Cooled:N/A D/C:SOP
AM29F080-90SI, AM29F080A-120EC, AM29F080B Datasheet download

Part Number: AM29F080-90SI
MFG: AMD
Package Cooled: N/A
D/C: SOP
MFG:AMD Package Cooled:N/A D/C:SOP
AM29F080-90SI, AM29F080A-120EC, AM29F080B Datasheet download

MFG: AMD
Package Cooled: N/A
D/C: SOP
Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
TOP
PDF/DataSheet Download
Datasheet: AM2055JC
File Size: 2449946 KB
Manufacturer:
Download : Click here to Download
PDF/DataSheet Download
Datasheet: AM2055JC
File Size: 2449946 KB
Manufacturer:
Download : Click here to Download
PDF/DataSheet Download
Datasheet: Am29F080B
File Size: 890626 KB
Manufacturer:
Download : Click here to Download
The Am29F080B is an 8 Mbit, 5.0 volt-only Flash memory organized as 1,048,576 bytes. The 8 bits of data appear on DQ0DQ7. The Am29F080B is offered in40-pin TSOP and 44-pin SO packages. This device i designed to be programmed in-system with the standard system 5.0 volt VCC supply. A 12.0 volt VPP is not required for program or erase operations. The device can also be programmed in standard EPROM programmers.
This device is manufactured using AMD's 0.35 m process technology, and offers all the features and benefits of the Am29F080, which was manufactured using 0.5 m process technology.
The standard device offers access times of 70, 90, 120,and 150 ns, allowing high-speed microprocessors to operate without wait states. To eliminate bus contention, the device has separate chip enable (CE#), write enable (WE#), and output enable (OE#) controls.
The device requires only a single 5.0 volt power supply for both read and write functions. Internally generated and regulated voltages are provided for the program and erase operations.
The device is entirely command set compatible with the JEDEC single-power-supply Flash standard. Commands are written to the command register using standard microprocessor write timings. Register contents serve as input to an internal state-machine that controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase operations. Reading data out of the device is similar to reading from other Flash or EPROM devices.
Device programming occurs by executing the program command sequence. This initiates the Embedded Program algorithm-an internal algorithm that automatically times the program pulse widths and verifies proper cell margin.

