CM19880, CM20, CM2009 Selling Leads, Datasheet
MFG:NS Package Cooled:QFP D/C:36
MFG:NS Package Cooled:QFP D/C:36
Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
TOP
PDF/DataSheet Download
Datasheet: CM10
File Size: 326656 KB
Manufacturer: CLARE [Clare, Inc.]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: CM2009
File Size: 119228 KB
Manufacturer: CALMIRCO [California Micro Devices Corp]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: CM2009
File Size: 119228 KB
Manufacturer: CALMIRCO [California Micro Devices Corp]
Download : Click here to Download
The CM2009 connects between a video graphics controller embedded in a PC, graphics adapter card or set top box and the VGA or DVI-I port connector. The CM2009 incorporates ESD protection for all signals, level shifting for the DDC signals and buffering for the SYNC signals. ESD protection for the video, DDC and SYNC lines is implemented with low-capacitance current steering diodes.
All ESD diodes are designed to safely handle the high current spikes specified by IEC-61000-4-2 Level 4 (±8KV contact discharge if CBYP is present, ±4KV if not). The ESD protection for the DDC signal pins are designed to prevent "back current" when the device is powered down while connected to a monitor that is powered up.
Separate positive supply rails are provided for the VIDEO, DDC and SYNC channels to facilitate interfacing with low voltage video controller ICs to provide design flexibility in multi-supply-voltage environments.
Two non-inverting drivers provide buffering for the HSYNC and VSYNC signals from the video controller IC (SYNC1, SYNC2). These buffers accept TTL input levels and convert them to CMOS output levels that swing between Ground and VCC_SYNC, which is typically 5V. Additionally, each driver has a series termination resistor (RT) connected to the SYNC_OUT pin, eliminating the external termination resistors typically required for the HSYNC and VSYNC lines of the video cable. There are three versions with different values of RT to allow termination at typically 65Ω (CM2009-00) or 55Ω (CM2009-01) or 15Ω (CM2009-02).
The 15Ω (CM2009-02) version will typically require two external resistors which can be chosen to exactly match the characteristic impedance of the SYNC lines of the video cable.
Two N-channel MOSFETs provide the level shifting function required when the DDC controller is operated at a lower supply voltage than the monitor. The gate terminals for these MOSFETS (VCC_DDC) should be connected to the supply rail (typically 3.3V) that supplies power to the transceivers of the DDC controller.
