Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
(Above which the useful life may be impaired. For user guide-lines, not tested.) Storage Temperature .........................................................65°C to +150°C Ambient Temperature with Power Applied......................................................................55°C to +125°C Supply Voltage to Ground Potential .......................................... 0.5V to +7.0V DC Voltage Applied to Outputs in High-Z State............................................................................0.5V to +7.0V DC Input Voltage .......................................................................0.5V to +7.0V DC Program Voltage........................................................................... .5 to 5.5V Current into Outputs .................................................................................6 mA Static Discharge Voltage.......................................................................> 2001V (per MIL-STD-883, Method 3015) Latch-up Current.................................................................................> 200 mA
CY37512P208-100UM Features
• In-System Reprogrammable™ (ISR™) CMOS CPLDs - JTAG interface for reconfigurability - Design changes do not cause pinout changes - Design changes do not cause timing changes • High density - 32 to 512 macrocells - 32 to 264 I/O pins - Five dedicated inputs including four clock pins • Simple timing model - No fanout delays - No expander delays - No dedicated vs. I/O pin delays - No additional delay through PIM - No penalty for using full 16 product terms - No delay for steering or sharing product terms • 3.3V and 5V versions • PCI-compatible[1] • Programmable bus-hold capabilities on all I/Os • Intelligent product term allocator provides: - 0 to 16 product terms to any macrocell - Product term steering on an individual basis - Product term sharing among local macrocells • Flexible clocking - Four synchronous clocks per device - Product term clocking - Clock polarity control per logic block • Consistent package/pinout offering across all densities - Simplifies design migration - Same pinout for 3.3V and 5.0V devices • Packages - 4 to 400 leads in PLCC, CLCC, PQFP, TQFP, CQFP, BGA, and Fine-Pitch BGA packages - Lead(Pb)-free packages available