CY7C09169, CY7C09169-12AC, CY7C09169-12AI Selling Leads, Datasheet
MFG:CYPRESS Package Cooled:QFP D/C:09+
CY7C09169, CY7C09169-12AC, CY7C09169-12AI Datasheet download

Part Number: CY7C09169
MFG: CYPRESS
Package Cooled: QFP
D/C: 09+
MFG:CYPRESS Package Cooled:QFP D/C:09+
CY7C09169, CY7C09169-12AC, CY7C09169-12AI Datasheet download

MFG: CYPRESS
Package Cooled: QFP
D/C: 09+
Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
TOP
PDF/DataSheet Download
Datasheet: CY7C09169
File Size: 332453 KB
Manufacturer: Cypress
Download : Click here to Download
PDF/DataSheet Download
Datasheet: CY7C09169-12AC
File Size: 463465 KB
Manufacturer: CYPRESS [Cypress Semiconductor]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: CY7C09169-12AI
File Size: 463465 KB
Manufacturer: CYPRESS [Cypress Semiconductor]
Download : Click here to Download
The CY7C09159 and CY7C09169 are high speed synchronous CMOS 8K and 16K x 9 dual-port static RAMs. Two ports are provided, permitting independent, simultaneous access for reads and writes to any location in memory.[2] Registers on control, address, and data lines allow for minimal set-up and hold times. In pipelined output mode, data is registered for decreased cycle time. Clock to data valid t CD2 = 6.5 ns (pipe-lined). Flow-through mode can also be used to bypass the pipelined output register to eliminate access latency. In flow-through mode data will be available tCD1 = 15 ns after the address is clocked into the device. Pipelined output or flow-through mode is selected via the F T /Pipe pin.
Each port contains a burst counter on the input address register. The internal write pulse width is independent of the LOW-to-HIGH transition of the clock signal. The internal write pulse is self-timed to allow the shortest possible cycle times.
A HIGH on CE 0 or LOW on CE1 for one clock cycle will power down the internal circuitry to reduce the static power consumption. The use of multiple Chip Enables allows easier banking of multiple chips for depth expansion configurations. In the pipelined mode, one cycle is required with CE 0 LOW and CE1 HIGH to reactivate the outputs. Counter enable inputs are provided to stall the operation of the address input and utilize the internal address generated by the internal counter for fast interleaved memory applications. A port's burst counter is loaded with the port's address strobe(ADS). When the port's count enable CNTEN is deasserted. The counter can address the entire memory array and will loop back to the start. Counter reset (CNTRST ) is used to reset the burst counter.
All parts are available in 100-pin Thin Quad Plastic Flatpack (TQFP) packages.

