HPFC-5400, HPFC5400/1.2, HPFC5400B11 Selling Leads, Datasheet
MFG:AGILENT Package Cooled:N/A D/C:08+
HPFC-5400, HPFC5400/1.2, HPFC5400B11 Datasheet download
Part Number: HPFC-5400
MFG: AGILENT
Package Cooled: N/A
D/C: 08+
MFG:AGILENT Package Cooled:N/A D/C:08+
HPFC-5400, HPFC5400/1.2, HPFC5400B11 Datasheet download
MFG: AGILENT
Package Cooled: N/A
D/C: 08+
Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
TOP
PDF/DataSheet Download
Datasheet: HPFC-5100
File Size: 170769 KB
Manufacturer: HP [Agilent(Hewlett-Packard)]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: HPFC-5100
File Size: 170769 KB
Manufacturer: HP [Agilent(Hewlett-Packard)]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: HPFC-5100
File Size: 170769 KB
Manufacturer: HP [Agilent(Hewlett-Packard)]
Download : Click here to Download
The Tachyon DX2 is a highperformance PCI/PCI-X native dual 1 and 2 gigabit/sec Fibre Channel controller for host bus adapters and embedded subsystems. DX2 is the fourth member of the Agilent Technologies family of Fibre Channel interface controllers. It provides the performance enhancing features of PCI-X and is a single chip solution that offers the most economical component cost savings.
The DX2 interfaces directly to an industry standard PCI/PCI-X bus. Each channel can be independently configured to use either an HSPI-compatible 10-bit external SERDES or to use the internal SERDES.
• Dual channel Fibre Channel operation on one chip for the lowest overall FC solution costs
• Full duplex operation for each channel
• Concurrent for each dual channel operation at full link rate
• 1 and 2 gigabit Fibre Channel operation support via internal transceivers or external HSPI-compatible transceivers (SERDES)
• Dual function industry standard 33/66 MHz PCI or 66/100/133 MHz PCI-X backplane interface with 32/64 bit support
• 3.3V PCI/PCI-X I/O
• Compliance to PCI Local bus Specification, Rev 2.2
• MSI (Message Signaled Interrupt) support
• Compliance to PCI-X Addendum, Rev 1.0A
• PCI/PCI-X hot plug compatible
• Output impedance control on PCI-X I/O for point-to-point or multi-point connectivity
• Eight GPIO pins per channel
• Loss of signal indication (per channel) during internal serdes mode
• Multiple split read transaction support on PCI-X
• No external SRAM required for operation
• 4K on chip boot RAM
• Supports fabric, point-to-point (N_Port) and loop (Public and Private) topologies
• Optional external boot ROM/Flash (128K Bytes)
• Eight full-frame inbound buffers and four full-frame outbound buffers per FC channel
• State machine processing of inbound and outbound data
• Fully assisted Class 2 and Class 3 FCP with simultaneous initiator and target functionality
• Provision to support auto-speed negotiation in TSDK software
• Full byte-level parity protection on internal data path and RAM
• Backwards compatible to Tachyon XL2 programming interface
• Supports ACK_0 and ACK_1 models in hardware
• Complete sequence segmentation and reassembly done in hardware
• 64-bit addressing (44/45 bits per Length/Address pair)
• Mechanisms to reduce number of interrupts generated by the adapter to help reduce the software overhead required to support the adapter
• Frame payload size up to 2048 bytes
• Loop map, broadcast, directed reset and bypass support
• Non-zero login BB_Credit support
• Compliance with FC-AL-2 ANSI Standard
• Compliance with Hardware Design Guide for Microsoft Windows NT Server, Version 2.0
• Compatible with ACPI/Power Management Specification
• Minimal board space required