Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
The IRS21953 contains 2 low side outputs sharing common ground and 1 high side output. Low side drivers can tolerate up to -600 V below input signal (VSS: input supply return). High side driver can tolerate up to 600 V above low side ground (COM: low side supply return).
The IRS21953 has better propagation delay and thermal characteristics compared to a photo-coupler driver. The logic inputs are compatible with standard CMOS or LSTTL output. Proprietary HVIC and latch-up immune CMOS technologies enable ruggedized monolithic construction.
IRS21953SPBF Maximum Ratings
Symbol
Definition
Min
Max
Units
HIN LIN1 LIN2
Floating logic level Input voltage
VSS-0.3
VDD+0.3
V
VDD
Floating logic input supply voltage
-0.3
625
VSS
Floating logic input supply return voltage
VDD-25
VDD+0.3
VB
High side floating well supply voltage
-0.3
625
VS
High side floating well supply return voltage
VB-25
VB+0.3
HO
High side floating gate drive output voltage
VS-0.3
VB+0.3
VCC
Low side supply voltage
-0.3
25
LO1 LO2
Low side output voltage
-0.3
VCC+0.3
dVS/dt
Allowable VS offset transient relative to earth ground
-
50
V/ns
dVSS/dt
Allowable VSS offset transient relative to earth ground
-
50
PD
Package power dissipation @ TA<=+25
-
1
W
RJA
Thermal resistance, junction to ambient
-
100
/W
TJ
Junction temperature
-55
150
TS
Storage temperature
-55
150
TL
temperature (soldering, 10 seconds)
-
300
IRS21953SPBF Features
• 2 low side output channels sharing common ground • 1 high side output channel • CMOS Schmitt trigger inputs with pull down resistor • Under voltage lockout on all channels • 5 V compatible logic level Inputs • Immune to Vs spike and tolerant to dVs/dt & dVss/dt • Shoot through prevention logic
