Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
The ispLSI 1032EA is a High Density Programmable Logic Device containing 192 Registers, 64 Universal I/O pins, four Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements. The ispLSI 1032EA features 5V in-system programmability (ISP(TM)) and in-system diagnostic capa-bilities via IEEE 1149.1 Test Access Port. The ispLSI 1032EA device offers non-volatile reprogrammability of the logic, as well as the interconnects to provide truly reconfigurable systems. A functional superset of the ispLSI 1032 architecture, the ispLSI 1032EA device adds user selectable 3.3V or 5V I/O and open-drain output options. The basic unit of logic on the ispLSI 1032EA device is the Generic Logic Block (GLB). The GLBs are labeled A0,A1.D7 (Figure 1). There are a total of 32 GLBs in the ispLSI 1032EA device. Each GLB has 18 inputs, a programmable AND/OR/Exclusive OR array, and four outputs which can be configured to be either combinato-rial or registered. Inputs to the GLB come from the GRP and dedicated inputs. All of the GLB outputs are brought back into the GRP so that they can be connected to the inputs of any other GLB on the device.
ISPLSI1032EA Maximum Ratings
Supply Voltage Vcc .................................. -0.5 to +7.0V Input Voltage Applied........................-2.5 to VCC +1.0V Off-State Output Voltage Applied .....-2.5 to VCC +1.0V Storage Temperature................................-65 to 150 Case Temp. with Power Applied ...............-55 to 125 Max. Junction Temp. (TJ) with Power Applied ..... 150 1. Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied (while programming, follow the programming specifications).
ISPLSI1032EA Features
* HIGH DENSITY PROGRAMMABLE LOGIC - 6000 PLD Gates - 64 I/O Pins, Four Dedicated Inputs - 192 Registers - High Speed Global Interconnect - Wide Input Gating for Fast Counters, State Machines, Address Decoders, etc. - Small Logic Block Size for Random Logic - Functionally Compatible with ispLSI 1032E * NEW FEATURES - 100% IEEE 1149.1 Boundary Scan Testable - ispJTAG(TM) In-System Programmable via IEEE 1149 (JTAG) Test Access Port - User Selectable 3.3V or 5V I/O Supports Mixed-Voltage Systems (VCCIO Pin) - Open-Drain Output Option * HIGH PERFORMANCE E2 CMOS(R) TECHNOLOGY - fmax = 200 MHz Maximum Operating Frequency - tpd = 4.5 ns Propagation Delay - TTL Compatible Inputs and Outputs - Electrically Erasable and Reprogrammable - Non-Volatile - 100% Tested at Time of Manufacture - Unused Product Term Shutdown Saves Power * IN-SYSTEM PROGRAMMABLE - Increased Manufacturing Yields, Reduced Time-to-Market and Improved Product Quality - Reprogram Soldered Devices for Faster Prototypin * OFFERS THE EASE OF USE AND FAST SYSTEM SPEED OF PLDs WITH THE DENSITY AND FLEXIBILI OF FIELD PROGRAMMABLE GATE ARRAYS - Complete Programmable Device Can Combine Glu Logic and Structured Designs - Enhanced Pin Locking Capability - Four Dedicated Clock Input Pins - Synchronous and Asynchronous Clocks - Programmable Output Slew Rate Control to Minimize Switching Noise - Flexible Pin Placement - Optimized Global Routing Pool Provides Global Interconnectivity * ispDesignEXPERT(TM) LOGIC COMPILER AND COM-PLETE ISP DEVICE DESIGN SYSTEMS FROM HDL SYNTHESIS THROUGH IN-SYSTEM PROGRAMMING - Superior Quality of Results - Tightly Integrated with Leading CAE Vendor Tools - Productivity Enhancing Timing Analyzer, Explore Tools, Timing Simulator and ispANALYZER(TM) - PC and UNIX Platforms
