LZ2383S, LZ23BP, LZ23BP2 Selling Leads, Datasheet
MFG:412 Package Cooled:SHARP D/C:SMD
LZ2383S, LZ23BP, LZ23BP2 Datasheet download
Part Number: LZ2383S
MFG: 412
Package Cooled: SHARP
D/C: SMD
MFG:412 Package Cooled:SHARP D/C:SMD
LZ2383S, LZ23BP, LZ23BP2 Datasheet download
MFG: 412
Package Cooled: SHARP
D/C: SMD
Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
TOP
PDF/DataSheet Download
Datasheet: LZ21N3
File Size: 157594 KB
Manufacturer: SHARP [Sharp Electrionic Components]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: LZ23BP2
File Size: 92387 KB
Manufacturer: SHARP [Sharp Electrionic Components]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: LZ23BP2
File Size: 92387 KB
Manufacturer: SHARP [Sharp Electrionic Components]
Download : Click here to Download
The LZ23BP2 is a 1/3-type (6.0 mm) solid-state image sensor that consists of PN photo-diodes and CCDs (charge-coupled devices). With approximately 350 000 pixels (695 horizontal x 504 vertical), the sensor provides a stable highresolution color image. All pixel signals can be read independently via the vertical shift register and horizontal shift register.
PARAMETER |
SYMBOL |
RATING |
UNIT |
NOTE |
Output transistor drain voltage |
VOD |
0 to +18 |
V |
|
Overflow drain voltage |
VOFD |
Internal output |
V |
1 |
Reset gate clock voltage |
VRS |
Internal output |
V |
2 |
Vertical shift register clock voltage |
VV |
-11.5 to +17.5 |
V |
|
Horizontal shift register clock voltage |
VH |
-0.3 to +12 |
V |
|
Voltage difference between P-well and vertical clock |
VPW-VV |
-29 to 0 |
V |
|
Voltage difference between vertical clocks |
VV-VV |
0 to +15 |
V |
3 |
Storage temperature |
TSTG |
-40 to +85 |
||
Ambient operating temperature |
TOPR |
-20 to +70 |
NOTES :
1. Do not connect to DC voltage directly. When OFD is connected to GND, connect VOD to GND. Overflow drain clock is applied below 27 Vp-p.
2. Do not connect to DC voltage directly. When RS is connected to GND, connect VOD to GND. Reset gate clock is applied below 8 Vp-p.
3. When clock width is below 10 µs, and clock duty factor is below 0.1%, voltage difference between vertical clocks will be below 28 V.