OR2C08A, OR2C08A-2, OR2C08A-2BA256 Selling Leads, Datasheet
MFG:QFP208 Package Cooled:LATTICE D/C:06+
OR2C08A, OR2C08A-2, OR2C08A-2BA256 Datasheet download
Part Number: OR2C08A
MFG: QFP208
Package Cooled: LATTICE
D/C: 06+
MFG:QFP208 Package Cooled:LATTICE D/C:06+
OR2C08A, OR2C08A-2, OR2C08A-2BA256 Datasheet download
MFG: QFP208
Package Cooled: LATTICE
D/C: 06+
Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
TOP
PDF/DataSheet Download
Datasheet: OR2C08A-2BA160
File Size: 3057392 KB
Manufacturer: ETC [ETC]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: OR2C08A-2BA160
File Size: 3057392 KB
Manufacturer: ETC [ETC]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: OR2C08A-2BA256
File Size: 3057392 KB
Manufacturer: ETC [ETC]
Download : Click here to Download
The ORCA Series 2 series of SRAM-based FPGAs are an enhanced version of the ATT2C/2T architecture. The latest ORCA series includes patented architectural enhancements that make functions faster and easier to design while conserving the use of PLCs and routing resources.
The Series 2 devices can be used as drop-in replacements for the ATT2Cxx/ATT2Txx series, respectively,and they are also bit stream compatible with each other. The usable gate counts associated with each series are provided in Table 1. Both series are offered in a variety of packages, speed grades, and temperature ranges.
The ORCA series FPGA consists of two basic elements: programmable logic cells (PLCs) and programmable input/output cells (PICs). An array of PLCs is surrounded by PICs as shown in Figure 1. Each PLC contains a programmable function unit (PFU). The PLCs and PICs also contain routing resources and configuration RAM. All logic is done in the PFU. Each PFU contains four 16-bit look-up tables (LUTs) and four latches/flip-flops (FFs).
The PLC architecture provides a balanced mix of logic and routing that allows a higher utilized gate/PFU than alternative architectures. The routing resources carry logic signals between PFUs and I/O pads. The routing in the PLC is symmetrical about the horizontal and vertical axes. This improves routability by allowing a bus of signals to be routed into the PLC from any direction.
Some examples of the resources required and the performance that can be achieved using these devices are represented in Table 2.
The FPGA's functionality is determined by internal configuration RAM. The FPGA's internal initialization/configuration circuitry loads the configuration data at powerup or under system control. The RAM is loaded by using one of several configuration modes. The configuration data resides externally in an EEPROM, EPROM, or ROM on the circuit board, or any other storage media. Serial ROMs provide a simple, low pin count method for configuring FPGAs, while the peripheral and JTAG configuration modes allow for easy, in-system programming (ISP).
Parameter | Symbol | Min |
Max |
Unit |
Storage Temperature | Tstg | -65 |
150 |
|
Storage Temperature Tstg 65 150 °C Supply Voltage with Respect to Ground |
VDD | -0.5 |
7.0 |
V |
VDD5 Supply Voltage with Respect to Ground (OR2TxxA) |
VDD5 | VDD |
7.0 |
V |
Input Signal with Respect to Ground OR2TxxA only |
- | -0.5 |
VDD + 0.3 VDD5 + 0.3 |
V |
Signal Applied to High-impedance Output OR2TxxA only |
- | -0.5 |
VDD + 0.3 VDD5 + 0.3 |
V |
Maximum Soldering Temperature | - | - |
260 |