Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
SCAN Bridge Hierarchical and Multidrop Addressable JTAG Port (IEEE1149.1 System Test Support)
SCANPSC100FSC Features
True IEEE1149.1 hierarchical and multidrop addressable capability
The 6 slot inputs support up to 59 unique addresses, a Broadcast Address, and 4 Multi-cast Group Addresses
3 IEEE 1149.1-compatible configurable local scan ports
Mode Register allows local TAPs to be bypassed, selected for insertion into the scan chain individually, or serially in groups of two or three
32-bit TCK counter
16-bit LFSR Signature Compactor
Local TAPs can be tri-stated via the OE# input to allow an alternate test master to take control of the local TAPs
SCANPSC100FSC Typical Application
SCANPSC110F Datasheet
SCANPSC100FSCX Parameters
Technical/Catalog Information
SCANPSC100FSCX
Vendor
Fairchild Semiconductor
Category
Integrated Circuits (ICs)
Controller Type
Ethernet Controller (IEEE 1149.1 Support)
Interface
Parallel/Serial
Voltage - Supply
4.5 V ~ 5.5 V
Current - Supply
8A
Package / Case
28-SOIC
Packaging
Tape & Reel (TR)
Operating Temperature
-40°C ~ 85°C
Drawing Number
*
Lead Free Status
Lead Free
RoHS Status
RoHS Compliant
Other Names
SCANPSC100FSCX SCANPSC100FSCX
SCANPSC110F Parameters
SCANPSC110F Features
True IEEE1149.1 hierarchical and multidrop addressable capability
The 6 slot inputs support up to 59 unique addresses, a Broadcast Address, and 4 Multi-cast Group Addresses
3 IEEE 1149.1-compatible configurable local scan ports
Mode Register allows local TAPs to be bypassed, selected for insertion into the scan chain individually, or serially in groups of two or three
32-bit TCK counter
16-bit LFSR Signature Compactor
Local TAPs can be tri-stated via the OE# input to allow an alternate test master to take control of the local TAPs
SCANPSC110F General Description
SCAN Bridge Hierarchical and Multidrop Addressable JTAG Port (IEEE1149.1 System Test Support)
SCANPSC110F Maximum Ratings
If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications. Supply Voltage (VCC) −0.5V to +7.0V DC Input Diode Current (IIL) VI = −0.5V −20 mA VI = VCC +0.5V +20 mA DC Input Voltage (VI) −0.5V to VCC +0.5V DC Output Diode Current (IOK) VO = −0.5V −20 mA VO = VCC +0.5V +20 mA DC Output Voltage (VO) −0.5V to VCC +0.5V DC Output Source/Sink Current (IO) ±50 mA DC VCC or Ground Current ±50 mA per Output Pin DC Latchup Source or Sink Current ±300 mA Junction Temperature Ceramic +175°C Storage Temperature −65°C to +150°C ESD Last Passing Voltage (Min) 4000V
SCANPSC110F Features
True IEEE1149.1 hierarchical and multidrop addressable capability
The 6 slot inputs support up to 59 unique addresses, a Broadcast Address, and 4 Multi-cast Group Addresses
3 IEEE 1149.1-compatible configurable local scan ports
Mode Register allows local TAPs to be bypassed, selected for insertion into the scan chain individually, or serially in groups of two or three
32-bit TCK counter
16-bit LFSR Signature Compactor
Local TAPs can be tri-stated via the OE# input to allow an alternate test master to take control of the local TAPs