TCL548IP, TCL555, TCL555CP Selling Leads, Datasheet
MFG:TEXAS Package Cooled:DIP8 D/C:2008+
TCL548IP, TCL555, TCL555CP Datasheet download

Part Number: TCL548IP
MFG: TEXAS
Package Cooled: DIP8
D/C: 2008+
MFG:TEXAS Package Cooled:DIP8 D/C:2008+
TCL548IP, TCL555, TCL555CP Datasheet download

MFG: TEXAS
Package Cooled: DIP8
D/C: 2008+
Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
TOP
PDF/DataSheet Download
Datasheet: TCL024-105
File Size: 349627 KB
Manufacturer: TRACOPOWER [TRACO Electronic AG]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: TCL024-105
File Size: 349627 KB
Manufacturer: TRACOPOWER [TRACO Electronic AG]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: TCL024-105
File Size: 349627 KB
Manufacturer: TRACOPOWER [TRACO Electronic AG]
Download : Click here to Download
The TLC555 is a monolithic timing circuit fabricated using the TI LinCMOS process. The timer is fully compatible with CMOS, TTL, and MOS logic and operates at frequencies up to 2 MHz. Because of its high input impedance, this device uses smaller timing capacitors than those used by the NE555. As a result, more accurate time delays and oscillations are possible. Power consumption is low across the full range of power supply voltage.
Like the NE555, the TLC555 has a trigger level equal to approximately one-third of the supply voltage and a threshold level equal to approximately two-thirds of the supply voltage. These levels can be altered by use of the control voltage terminal (CONT). When the trigger input (TRIG) falls below the trigger level, the flip-flop is set and the output goes high. If TRIG is above the trigger level and the threshold input (THRES) is above the threshold level, the flip-flop is reset and the output is low. The reset input (RESET) can override all other inputs and can be used to initiate a new timing cycle. If RESET is low, the flip-flop is reset and the output is low.
Whenever the output is low, a low-impedance path is provided between the discharge terminal (DISCH) and GND. All unused inputs should be tied to an appropriate logic level to prevent false triggering. While the CMOS o utput is capable of sinking over 100 mA and sourcing over 10 mA, the TLC555 exhibits greatly reduced supply-current spikes during output transitions. This minimizes the need for the large decoupling capacitors required by the NE555. Please be aware that an important notic

