TM-UMRUSTUNG, TMUW2-A01A, TMUX03155 Selling Leads, Datasheet
MFG:TI
TM-UMRUSTUNG, TMUW2-A01A, TMUX03155 Datasheet download

Part Number: TM-UMRUSTUNG
MFG: TI
Package Cooled:
D/C:
MFG:TI
TM-UMRUSTUNG, TMUW2-A01A, TMUX03155 Datasheet download

MFG: TI
Package Cooled:
D/C:
Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
TOP
PDF/DataSheet Download
Datasheet: TM-1000
File Size: 202860 KB
Manufacturer: PHILIPS [Philips Semiconductors]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: TMU3100
File Size: 160954 KB
Manufacturer: ETC [ETC]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: TMUX03155
File Size: 1579645 KB
Manufacturer: AGERE [Agere Systems]
Download : Click here to Download
|
Parameter |
Symbol | Min | Max | Unit |
| dc Supply Voltage Range | VDD | -0.5 | 4.6 | V |
| Power Dissipation | PD | - | - | mW |
| Storage Temperature Range | TSTG | -65 | 125 | °C |
| Ambient Operating Temperature Range |
TA |
-40 | 85 | °C |
| Maximum Voltage (digital input pins) with Respect to REF5VTOL |
- | - | 0.3 | V |
| Minimum Voltage (digital input pins) with Respect to VSS |
- | -0.3 | - | V |
Multiplexes three STS-1 signals into a SONET STS-3 signal.
Multiplexes three AU-3 signals into an SDH STM-1 (AU-4) signal via a TUG-3 construction.
Demultiplexes three STS-1 signals from a SONET STS-3 signal.
Demultiplexes three AU-3 signals from an SDH STM-1 (AU-4) signal via a TUG-3 deconstruction.
High-speed microprocessor interface configurable to operate with most commercial microprocessors.
Detects STS-3/STM-1 (AU-4) loss-of-signal (LOS) conditions.
Detects STS-3/STM-1 (AU-4) out-of-frame and loss-of-frame (OOF/LOF) conditions.
Provides an 8-bit bus interface at the STS-1/AU-3 rate.
Provides a bit serial, nibble-wide, or byte-wide interface at STS-3/STM-1 (AU-4) rate.
Provides STS-3/STM-1 (AU-4) selectable scram-bler/descrambler functions and B1/B2/B3 genera-tion/detection.
Accepts bit rate, nibble rate, or byte rate high-speed clocks (155.52 MHz, 38.88 MHz, or 19.44 MHz, respectively).
STS-3/STM-1 (AU-4) internal clock and data recovery. Meets type B jitter tolerance of ITU-T G.958. Accommodates 0.5 UI jitter up to 20 MHz. 155.52 MHz input reference clock for on-chip PLL. Has on-chip PLL for clock synthesis, requiring only one external resistor. No output clock drift in absence of data transitions once lock is acquired.
STS-1 termination mode.
40 °C to +85 °C temperature range.
208-pin, shrink quad flat pack (SQFP) package.
Complies with GR-253-CORE (12/95), G.707(3/96), G.783(1/94).
SONET/SDH line termination equipment.
SDH path origination and termination equipment.
SONET/SDH add/drop multiplexers.
SONET/SDH cross connects.
SONET/SDH test equipment.
