TSB12LV42, TSB12V21AP6F, TSB12V23 Selling Leads, Datasheet
MFG:TI Package Cooled:QFP D/C:02+
TSB12LV42, TSB12V21AP6F, TSB12V23 Datasheet download
Part Number: TSB12LV42
MFG: TI
Package Cooled: QFP
D/C: 02+
MFG:TI Package Cooled:QFP D/C:02+
TSB12LV42, TSB12V21AP6F, TSB12V23 Datasheet download
MFG: TI
Package Cooled: QFP
D/C: 02+
Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
TOP
PDF/DataSheet Download
Datasheet: TSB12LV42
File Size: 703045 KB
Manufacturer: TI [Texas Instruments]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: TSB10
File Size: 555679 KB
Manufacturer: ETC [ETC]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: TSB10
File Size: 555679 KB
Manufacturer: ETC [ETC]
Download : Click here to Download
• Complies with IEEE 1394-1995 Standard
• Transmits and Receives Correctly Formatted 1394 Packets
• Supports SD-DVCR (DV) Formatted Isochronous Data Transfer
• Supports Isochronous Data Transfer
• Cycle Master (CM), Isochronous Resource Manager (IRM) and Bus Manager(BM) Capable
• Generates and Checks 32-Bit CRC
• Detects Lost Cycle-Start Packets
• 8K-Byte Bulky Data Interface (BDIF) for DV, Isochronous, and Asynchronous Data Transfer
• Multimode BDIF programmable for bytewide and memory mapped modes (independent for RX and TX)
• Implements a 256-Byte Control FIFO (Control FIFO) and an 8K-Byte Bulky Data FIFO
• 8K-Byte BDIF FIFO Implements Six Independent Logical FIFOs for DV, Isochronous, and Asynchronous Data Receive and Transmit through the BDIF
• Performs Bulky Asynchronous FIFO Packet Retry for Transmit (up to 256 Retries with Intervals Up to 256 × 125 ms)
• 256-Byte Control FIFO for Control Packets
• Interfaces Directly to 100-Mbits/s and 200-Mb/s Physical Layer Devices Conforming to Annex J of 1394-1995
• Chip Control with Directly Addressable Configuration Registers (CFRs)
• Interrupt Driven to Minimize Host Polling
• Multimode 8-/16-Bit Microcontroller/Microprocessor Interface
• Supports 16-Bit Width Timestamp Offsets for DV Receive and Transmit.
• Optimized Pinout for Easy Board Layout
• Includes Texas Instruments Bus Holder Circuitry for Phy-Link Isolation
• Automatic CIP Header Insertion
• Automatic H0 DIF Block Insertion
• Automatic Empty Packet Insertion
• Supports both NTSC and PAL Formats
• Generates Output Frame Pulse