MFG:Texas Instruments Category:Integrated Circuits (ICs) Package Cooled:N/A D/C:09+
TSB41LV01(AB1), TSB41LV01PAP, TSB41LV02 Datasheet download
Category: Integrated Circuits (ICs)
MFG: Texas Instruments
Package Cooled: N/A
D/C: 09+
Description: ONE PORT PHY
Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
TOP
PDF/DataSheet Download
Datasheet: TSB10
File Size: 555679 KB
Manufacturer: ETC [ETC]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: TSB41LV01PAP
File Size: 630721 KB
Manufacturer: TI [Texas Instruments]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: TSB41LV02
File Size: 657753 KB
Manufacturer:
Download : Click here to Download
| Technical/Catalog Information | TSB41LV01PAP |
| Vendor | Texas Instruments |
| Category | Integrated Circuits (ICs) |
| Number of Drivers/Receivers | - |
| Type | - |
| Voltage - Supply | - |
| Package / Case | 64-TQFP Exposed Pad, 64-eTQFP, 64-HTQFP |
| Packaging | Tube |
| Protocol | - |
| Drawing Number | 296; 4147702; PAP; 64 |
| Lead Free Status | Contains Lead |
| RoHS Status | RoHS Non-Compliant |
| Other Names | TSB41LV01PAP TSB41LV01PAP 296 11830 5 ND 296118305ND 296-11830-5 |
The TSB41LV02 provides the digital and analog transceiver functions needed to implement a two-port node in a cable-based IEEE 1394 network. Each cable port incorporates two differential line transceivers. The transceivers include circuitry to monitor the line conditions as needed for determining connection status, for initialization and arbitration, and for packet reception and transmission. The TSB41LV02 is designed to interface with a Link Layer Controller (LLC), such as the TSB12LV21, TSB12LV22, TSB12LV23, TSB12LV31, TSB12LV41, TSB12LV42, or TSB12LV01A.
The TSB41LV02 requires only an external 24.576 MHz crystal as a reference. An external clock may be provided instead of a crystal. An internal oscillator drives an internal phase-locked loop (PLL), which generates the required 393.216 MHz reference signal. This reference signal is internally divided to provide the clock signals used to control transmission of the outbound encoded Strobe and Data information. A 49.152 MHz clocksignal is supplied to the associated LLC for synchronization of the two chips and is used for resynchronization of the received data. The power-down (PD) function, when enabled by asserting the PD terminal high, stops operation of the PLL.
The TSB41LV02 supports an optional isolation barrier between itself and its LLC. When the ISO input terminal is tied high, the LLC interface outputs behave normally. When the ISO terminal is tied low, internal differentiating logic is enabled, and the outputs are driven such that they can be coupled through a capacitive or transformer
galvanic isolation barrier as described in Annex J of IEEE Std 1394-1995 and in P1394a Supplement (section 5.9.4) (hereafter referred to as Annex J type isolation). To operate with TI Bus Holder isolation, the ISO terminal on the PHY must be high.
Data bits to be transmitted through the cable ports are received from the LLC on two, four or eight parallel paths (depending on the requested transmission speed) and are latched internally in the TSB41LV02 in synchronization with the 49.152 MHz system clock. These bits are combined serially, encoded, and transmitted at 98.304, 196.608, or 393.216 Mbits/s (referred to as S100, S200, and S400 speed respectively) as the outbound data-strobe information stream. During transmission, the encoded data information is transmitted differentially on the TPB cable pair(s), and the encoded strobe information is transmitted differentially on the TPA cable pair(s).
During packet reception the TPA and TPB transmitters of the receiving cable port are disabled, and the receivers for that port are enabled. The encoded data information is received on the TPA cable pair, and the encoded strobe information is received on the TPB cable pair. The received data-strobe information is decoded to recover the receive clock signal and the serial data bits. The serial data bits are split into two, four or eight bit parallel streams (depending upon the indicated receive speed), resynchronized to the local 49.152 MHz system clock and sent to the associated LLC. The received data is also transmitted (repeated) on the other active (connected)
cable ports.
Both the TPA and TPB cable interfaces incorporate differential comparators to monitor the line states during initialization and arbitration. The outputs of these comparators are used by the internal logic to determine the arbitration status. The TPA channel monitors the incoming cable common-mode voltage. The value of this common-mode voltage is used during arbitration to set the speed of the next packet transmission. In addition, the TPB channel monitors the incoming cable common-mode voltage on the TPB pair for the presence of the remotely supplied twisted-pair bias voltage.
The TSB41LV02 provides a 1.86 V nominal bias voltage at the TPBIAS terminal for port termination. The PHY contains two independent TPBIAS circuits. This bias voltage, when seen through a cable by a remote receiver, indicates the presence of an active connection. This bias voltage source must be stabilized by an external filter capacitor of 1.0 mF.
The line drivers in the TSB41LV02 operate in a high-impedance current mode, and are designed to work with external 112-W line-termination resistor networks in order to match the 110-W cable impedance. One network is provided at each end of a twisted-pair cable. Each network is composed of a pair of series-connected 56-W resistors. The midpoint of the pair of resistors that is directly connected to the twisted-pair-A terminals is connected to its corresponding TPBIAS voltage terminal. The midpoint of the pair of resistors that is directly connected to the twisted-pair-B terminals is coupled to ground through a parallel R-C network with recommended values of 5 kW and 220 pF. The values of the external line termination resistors are designed to meet the standard specifications when connected in parallel with the internal receiver circuits. An external resistor connected between the R0 and R1 terminals sets the driver output current, along with other internal operating currents. This current setting resistor has a value of 6.3 kW ±1%. This may be accomplished by placing a 6.34-kW ±1% resistor in parallel with a 1-MW resistor.
When the power supply of the TSB41LV02 is 0 V while the twisted-pair cables are connected, the TSB41LV02 transmitter and receiver circuitry will present a high impedance to the cable and will not load the TPBIAS voltage at the other end of the cable.
Price: 4-6 USD
MT58L64L18CT-10 TQFP100
Price: 5-6.5 USD
DL-7140-211M laser tube
Price: 4-5 USD
74LVC74APG - IC FLIP FLOP D-Type POS-EDG DUAL 14TSSOP
Price: 6.5-8 USD
CYPRESS - Clock Synthesizer with Differential CPU Outputs
Price: 0.284-0.286 USD
PI5V330QEX Pericom Multiplexer Switch ICs
Price: 1-2 USD
IGBT power module, Single switch, 1200 V, Collector-emitter voltage, 430A
Price: 1-2 USD
a-Si TFT-LCD, NEC, 228.096Hmm, 560V
Price: 0.124-0.2 USD
PC354N1T - Mini-flat Package, AC Input Type Photocoupler - Sharp Electrionic Components
Price: 0.177-0.178 USD
RL1210JR51-XX-BL - Thick Film Chip Resistor Low Ohmic - TAITRON Components Incorporated
Price: 0.053-0.055 USD
STPS140A - POWER SCHOTTKY RECTIFIER - STMicroelectronics
Price: 1.45-1.5 USD
STA013 - MPEG 2.5 LAYER III AUDIO DECODER - STMicroelectronics
Price: 0.073-0.075 USD
SMBJ5347B - 5 Watt Surface Mount Silicon Zener Diodes - Micro Commercial Components
