VSC8117QP-T, VSC8120, VSC8121 Selling Leads, Datasheet
MFG:800 D/C:VITESSE
VSC8117QP-T, VSC8120, VSC8121 Datasheet download
Part Number: VSC8117QP-T
MFG: 800
Package Cooled:
D/C: VITESSE
MFG:800 D/C:VITESSE
VSC8117QP-T, VSC8120, VSC8121 Datasheet download
MFG: 800
Package Cooled:
D/C: VITESSE
Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
TOP
PDF/DataSheet Download
Datasheet: VSC06P-C-M40A
File Size: 107872 KB
Manufacturer: ITT [ITT Industries]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: VSC06P-C-M40A
File Size: 107872 KB
Manufacturer: ITT [ITT Industries]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: VSC8121
File Size: 180664 KB
Manufacturer: VITESSE [Vitesse Semiconductor Corporation]
Download : Click here to Download
The VSC8121 is a monolithic Phase Locked Loop (PLL) based clock generator designed for telecommunications systems operating at 2.5Gb/s. The VSC8121 incorporates a reactance-based (LC) Voltage Controlled Oscillator (VCO) with low phase noise. The PLL's loop filter is on-chip.
The device has a differential 2.488GHz CML clock output (CO/CON) signal, a single-ended TTL lowspeed clock (LSCLK) output equivalent in frequency to that of the reference clock, and a TTL reference clock input selectable for 51.84MHz, 77.76MHz or 155.52MHz. TTL inputs REFSEL[0:1] are used to make this selection.
A clean REFCLK signal is required since jitter below the PLL loop bandwidth, which is present on the REFCLK input, will appear on the output. Jitter on REFCLK at frequencies above the loop bandwidth will be attenuated by the PLL. The state of REFSEL[0:1] will select which frequency is expected on the REFCLK input.