CD22103, CD22103A, CD22103AD735 Selling Leads, Datasheet
MFG:HAR Package Cooled:DIP D/C:310
CD22103, CD22103A, CD22103AD735 Datasheet download

Part Number: CD22103
MFG: HAR
Package Cooled: DIP
D/C: 310
MFG:HAR Package Cooled:DIP D/C:310
CD22103, CD22103A, CD22103AD735 Datasheet download

MFG: HAR
Package Cooled: DIP
D/C: 310
Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
TOP
PDF/DataSheet Download
Datasheet: CD22103A
File Size: 48557 KB
Manufacturer: INTERSIL [Intersil Corporation]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: CD22103A
File Size: 48557 KB
Manufacturer: INTERSIL [Intersil Corporation]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: CD2003GB
File Size: 199565 KB
Manufacturer: 无锡华润华晶微电子有限公司
Download : Click here to Download
The CD22103A is designed to code and decode HDB3 signals which are coded as binary digital signals (NRZ-lN) and (+HDB3 IN, -HDB3 IN), accompanied by sampling clocks (CTX) and (CRX). The two binary coded HDB3 outputs, (+HDB3 OUT, -HDB3 OUT) may be externally mixed to create the ternary HDB3 signals (See Figure 1).
The two binary HDB3 input signals have been split from the input ternary HDB3 in an external line receiver. The receiver decoder converts binary unipolar inputs (+HDB3 IN, -HDB3 IN), which were externally split from ternary bipolar HDB3 signals, and a synchronous clock signal (CRX) into binary unipolar NRZ signals (NRZ-OUT).
Received signals not consistent with HDB3 coding rules are detected as errors. The receiver error output (ERR) is active high during one CRX period of each bit of received data that is inconsistent with HDB3 coding rules.
An input string consisting of all ones (or marks) is detected and signaled by a high level at the Alarm Signal (AIS) output. The AIS output is set to a high level when less than three zeros are received during two consecutive periods of the Reset Alarm Inhibit Signal (RAIS). The AIS output is subsequently reset to a low level when three or more zeros are received during two periods of the reset signal (RAIS).
A diagnostic Loop-Test Mode may be entered by driving the Loop Test Enable Input (LTE) high. In this mode the HDB3 transmitter outputs (+HDB3 OUT, -HDB3 OUT) are internally connected to the HDB3 receiver inputs, and the external HDB3 receiver inputs, and the external HDB3 receiver inputs (+HDB3 IN, -HDB3 IN) are disabled. The NRZ binary output signal (NRZ - OUT) corresponds to the NRZ binary input signal (NRZ - IN) delayed by approximately 8 clock periods.
The Clock Receiver Output (CKR) is the product of the two HDB3 input signals or-ed together. The CRX clock signal may be derived from the CKR signal with external clock extraction circuitry. In the Loop Test Mode (LTE = 1) CKR is the product of the +HDB3 OUT and -HDB3 OUT signals or-ed together.
The CD22103A may also be used to perform the AMI to NRZ coding/decoding function. To use the CD22103A in this mode, the HDB3/AMI control input is driven low.

