Position: Home > DataSheet > Index D > DS1 Series > DS1496M, DS1497, DS14C232

Low Cost Custom Prototype PCB Manufacturer

DS1496M, DS1497, DS14C232

Table of contents:
Info of DS1496M
Info of DS1497
Info of DS14C232

DS1496M, DS1497, DS14C232 Selling Leads, Datasheet

MFG:12000 Package Cooled:SOIC14 D/C:08+/09+

DS1496M, DS1497, DS14C232 Datasheet download

Five Points

Part Number: DS1496M

MFG: 12000

Package Cooled: SOIC14

D/C: 08+/09+

Attentive hint

Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.

How to buy ?

How long will receive a response.

Top Sellers:

TOP

DS1497 General Description

V_DD, V_SS Bus operational power is supplied to the part via these pins. The voltage level present on these pins should be monitored to transition between operational power and battery power.

D0-D7 Data Bus (bidirectional): Data is written into the device from the data bus if either XRAM or RTC is asserted during a write cycle at the rising edge of a WR pulse. Data is read from the device and driven onto the data bus if either XRAM or RTC is asserted during a read cycle when the RD signal is low.

A0-A5 Address Bus (input): Various internal registers of the device are selected by these lines. When RTC is asserted, A0 selects between the indirect address register and RTC data register. When the XRAM is asserted, A0-A5 addresses a 32byte page of RAM.

When A5 is high, the RAM page register is accessible.

When A5 is low, A0-A4 address the 32-byte page of RAM.

RD Read Strobe (input): Data is read from the selected register and driven onto the data bus by the device when this line is low and either RTC or XRAM is asserted.

WR Write Strobe (input): Data is written into the device from the data bus on the rising edge after a low pulse on this line when the device has been selected by either the XRAM or RTC signals.

STBY Standby (input): Accesses to the device are inhibited and outputs are tri-stated to a high impedance state when this signal is asserted low. All data in RAM of the device is preserved. The real time clock continues to keep time.

If a read or write cycle is in progress when the STBY signal is asserted low, the internal cycle will be terminated when either the external cycle completes or when the internal chip enable condition (V_DD is 4.25 volts, typical) is negated, whichever occurs first.

RTC Real Time Clock Select (input): When this signal is asserted low, the real time clock registers are accessible.

Registers are selected by the A0 line. Data is driven onto the data bus when RD is low. Data is received from the bus when  WR is pulsed low and then high.

SQW Square Wave (output): Frequency selectable output. Frequency is selected by setting register A bits RSO-RS3. See Table 2 for frequencies that can be selected.

XRAM Extended RAM Select (input): When this signal is asserted low, the extended RAM bytes are accessible.

The XRAM page register is selected when the A5 address line is high. A 32-byte page of RAM is accessible when A5 is low. A0-A4 select the bytes within the page of RAM pointed to by the page register. Data is driven onto the data bus when RD is low. Data is received from the bus when WR is pulsed low and then high.

IRQ Interrupt Request (output): The IRQ signal is an active low, open drain output that is used as a processor interrupt request. The IRQ output follows the state of the IRQF bit (bit 7) in status register C. IRQ can be asserted by the alarm, update ended, or periodic interrupt functions depending on the configuration of register B.

RESET Reset (input): The reset signal is used to initialize certain registers to allow proper operation of the RTC module. When RESET is low, the following occurs.

1. The following register bits are cleared:
    a. Periodic interrupt (PIE)
    b. Alarm interrupt enable (AIE)
    c. Update ended interrupt (UF)
   d. Interrupt request flag (IRQF)
   e. Periodic interrupt flag (PF)
   f. Alarm interrupt flag (AF)
   g. Square wave output enable (SQWE)
   h. Update ended interrupt enable (UIE)
2. The IRQ pin is in the high impedance state.
3. The RTC is not processor accessible.

DS1497 Maximum Ratings

VDD Pin Potential to Ground Pin ..............................-0.3V to +7.0V
Input Voltage ............................................V_SS 0.3 to V_DD + 0.3V
Power Dissipation ..............................................................500 mW
Storage Temperature DS1497:................................ 40 to +70
DS1495: .................................................................55 to +125
Ambient Temperature .....................................................0 to 70
Soldering Temperature ....................................260 for 10 seconds

* This is a stress rating only and functional operation of the device at these or any other conditions above those
indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

DS1497 Features

• Ideal for EISA bus PCs
• Functionally compatible with MC146818 in 32 KHz mode
• Totally nonvolatile with over 10 years of operation in the absence of power
• Self-contained subsystem includes lithium, quartz, and support circuitry
• Counts seconds, minutes, hours, day of the week, date, month, and year with leap year compensation
• Binary or BCD representations of time, calendar, and alarm
• 12- or 24-hour clock with AM and PM in 12-hour mode
• Daylight Savings Time option
• Interfaced with software as 64 register/RAM locations plus 8K x 8 of static RAM
14 bytes of clock and control registers
50 bytes of general and control registers
Separate 8K x 8 nonvolatile SRAM
• Programmable square wave output signal
• Bus-compatible interrupt signals (IRQ)
• Three interrupts are separately software-maskable and testable:
Time-of-day alarm once/second to once/day
Periodic rates from 122 ms to 500 ms
End-of-clock update cycle
• 28-pin JEDEC footprint
• Available as chip (DS1495/DS1495S) or stand alone module with embedded lithium battery and crystal (DS1497)

DS1497 Connection Diagram

DS14C232 General Description

The DS14C232 is a low power dual driver/receiver featuring an onboard DC to DC converter, eliminating the need for ±12V power supplies. The device only requires a +5V power supply. I_CC is specified at 3.0 mA maximum, making the device ideal for battery and power conscious applications. The drivers' slew rate is set internally and the receivers feature internal noise filtering, eliminating the need for external slew rate and filter capacitors. The device is designed to interface data terminal equipment (DTE) with data circuit-terminating equipment (DCE). The driver inputs and receiver outputs are TTL and CMOS compatible. DS14C232C driver outputs and receiver inputs meet TIA/EIA-232-E (RS-232) and CCITT V.28 standards.

Reliability Metrics

Part Number	Process	EFR Reject	EFR Sample Size	PPM	LTA Rejects	LTA Device Hours	FITS	MTTF (Hours)
DS14C232 MDC	P2CMOS	0	48295	0	1	4172500	2	536440139
DS14C232CM	P2CMOS	0	48295	0	1	4172500	2	536440139
DS14C232CMX	P2CMOS	0	48295	0	1	4172500	2	536440139
DS14C232CN	P2CMOS	0	48295	0	1	4172500	2	536440139
DS14C232TM	P2CMOS	0	48295	0	1	4172500	2	536440139
DS14C232TMX	P2CMOS	0	48295	0	1	4172500	2	536440139

Note: The Early Failure Rates (EFR) were calculated as point estimate PPM based on rejects and sample size for EFR. The Long Term Failure Rates were calculated at 60% confidence using the Arrhenius equation at 0.7eV activation energy and derating the assumed stress temperature of 150°C to an application temperature of 55°C.

For more information on Reliability Metrics, please click here.

DS14C232 Maximum Ratings

Drivers	2
Receivers	2
Max Data Rate	0.02 Mbps
SupplyVoltage	5 Volt
Process	CMOS
Special Features	4 x 1.0uF CP Caps
ESD Rating	2500 HBM
Temperature Min	-40, 0 deg C
Temperature Max	85, 70 deg C
JTAG1149.1	No
Function	Driver/Receiver
View Using Catalog

DS14C232 Features

* Pin compatible with industry standard MAX232, LT1081,
    ICL232 and TSC232
* Single +5V power supply
* Low power-ICC 3.0 mA maximum
* DS14C232C meets TIA/EIA-232-E (RS-232) and CCITT
     V.28 standards
* CMOS technology
*Receiver Noise Filter
* Package efficiency-2 drivers and 2 receivers
*Available in Plastic DIP, Narrow and Wide SOIC
     packages
* TIA/EIA-232 compatible extended temperature range
     option:
     DS14C232T −40˚C to +85˚C
     DS14C232E/J: −55˚C to +125˚C

DS14C232 Connection Diagram

Hotspot Suppliers Product

Product List A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 0 1 2 3 4 5 6 7 8 9

MT58L64L18CT-10

Price: 4-6 USD

MT58L64L18CT-10 TQFP100
DL-7140-211M

Price: 5-6.5 USD

DL-7140-211M laser tube
74LVC74APG

Price: 4-5 USD

74LVC74APG - IC FLIP FLOP D-Type POS-EDG DUAL 14TSSOP
CY28346ZI-2

Price: 6.5-8 USD

CYPRESS - Clock Synthesizer with Differential CPU Outputs
PI5V330QEX

Price: 0.284-0.286 USD

PI5V330QEX Pericom Multiplexer Switch ICs
BSM300GA120DN2

Price: 1-2 USD

IGBT power module, Single switch, 1200 V, Collector-emitter voltage, 430A
SVA150XG04TB

Price: 1-2 USD

a-Si TFT-LCD, NEC, 228.096Hmm, 560V
PC354N1

Price: 0.124-0.2 USD

PC354N1T - Mini-flat Package, AC Input Type Photocoupler - Sharp Electrionic Components
RL1210JR-070R22L

Price: 0.177-0.178 USD

RL1210JR51-XX-BL - Thick Film Chip Resistor Low Ohmic - TAITRON Components Incorporated
STPS140A

Price: 0.053-0.055 USD

STPS140A - POWER SCHOTTKY RECTIFIER - STMicroelectronics
STA013

Price: 1.45-1.5 USD

STA013 - MPEG 2.5 LAYER III AUDIO DECODER - STMicroelectronics
SMBJ5347B

Price: 0.073-0.075 USD

SMBJ5347B - 5 Watt Surface Mount Silicon Zener Diodes - Micro Commercial Components