DS3160, DS3160C01, DS31612 Selling Leads, Datasheet
MFG:DALLAS Package Cooled:LQFP-100P D/C:0127+
DS3160, DS3160C01, DS31612 Datasheet download
Part Number: DS3160
MFG: DALLAS
Package Cooled: LQFP-100P
D/C: 0127+
MFG:DALLAS Package Cooled:LQFP-100P D/C:0127+
DS3160, DS3160C01, DS31612 Datasheet download
MFG: DALLAS
Package Cooled: LQFP-100P
D/C: 0127+
Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
TOP
PDF/DataSheet Download
Datasheet: DS3160
File Size: 606283 KB
Manufacturer: Maxim
Download : Click here to Download
PDF/DataSheet Download
Datasheet: DS3160C01
File Size: 606283 KB
Manufacturer: MAXIM
Download : Click here to Download
PDF/DataSheet Download
Datasheet: DS31612
File Size: 368640 KB
Manufacturer: MAXIM
Download : Click here to Download
The DS3160 device, which combines a line interface unit (LIU) with a formatter and framer, is compliant with the JT 6312kbps secondary-rate user-network interface and supports the G.704 and NTT J2 frame formats. A full-featured LIU with integrated jitter attenuator supports a software-programmable framer and formatter. Framer features include alarm and error detection, on-chip HDLC controller for processing of M-bit information, and programmable timeslot data-enable signal for 1.5Mbps, 3Mbps, 4.5Mbps, and 6Mbps frame formats. The formatter adds the required overhead to the user data and has the additional capability of generating diagnostic errors. Loopback features, together with an on-chip bit-error-rate test (BERT) function, allow easy isolation and monitoring of network segments.
Voltage Range on Any Pin with Respect to VSS (Except VDD) ...-0.3V to +5.5V
Supply Voltage (VDD) Range with Respect to VSS ..................-0.3V to +3.63V
Operating Temperature Range ...............................................0°C to +70°C
Storage Temperature Range............................................. -55°C to +125°C
Soldering Temperature .........................................See IPC/JEDEC J-STD-020A
*This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time can affect reliability.
Note: The typical values listed below are not production tested.
The DS31612 (twelve), DS3168 (eight) and DS3166 (six) PHYs perform all of the functions necessary for mapping/de-mapping ATM cells and/or packets into as many as twelve DS3 Framed, E3 Framed or Clear-Channel data streams up to 52 Mbps. Each unit has independent receive and transmit paths. The receiver block performs data recovery from a B3ZS or HDB3-coded AMI signal and monitors for loss of the incoming signal and can be bypassed for direct clock and data inputs. The receiver block optionally performs B3ZS/HDB3 decoding. The transmit block performs B3ZS/HDB3 encoding and can be bypassed for direct clock and serial data outputs. Dedicated cell processor and packet processor blocks prepare outgoing cells or packets for transmission and check incoming cells or packets upon arrival. Built-in DS3/E3 framers transmit and receive cell/packet data in properly formatted (M23/C-bit) DS3, or (G.751/G.832) E3 data streams. PLCP framers provide legacy ATM transmission-convergence support. DSS scrambling is performed for clear-channel ATM cell support. With integrated hardware support for both cells and packets, the DS31612/8/6 PHYs enable high-density universal line cards for unchannelized DS3/E3/clear-channel from T3/E3/CC52 serial data to ATM/Packet (UTOPIA/POS-PHY Level2/3/SPI-3) system switch interface. Functions that are not used are powered down to reduce device power