DSP5630IPW66, DSP5630PV100, DSP56311 Selling Leads, Datasheet
MFG:MOTO Package Cooled:QFP D/C:05+
DSP5630IPW66, DSP5630PV100, DSP56311 Datasheet download

Part Number: DSP5630IPW66
MFG: MOTO
Package Cooled: QFP
D/C: 05+
MFG:MOTO Package Cooled:QFP D/C:05+
DSP5630IPW66, DSP5630PV100, DSP56311 Datasheet download

MFG: MOTO
Package Cooled: QFP
D/C: 05+
Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
TOP
PDF/DataSheet Download
Datasheet: DSP 25-16AR
File Size: 37504 KB
Manufacturer:
Download : Click here to Download
PDF/DataSheet Download
Datasheet: DSP 25-16AR
File Size: 37504 KB
Manufacturer:
Download : Click here to Download
PDF/DataSheet Download
Datasheet: DSP56311
File Size: 236205 KB
Manufacturer: MOTOROLA [Motorola, Inc]
Download : Click here to Download
The DSP56311 is intended for applications requiring a large amount of on-chip memory, such as networking and wireless infrastructure applications. The EFCOP can accelerate general filtering applications, such as echo-cancellation
applications, correlation, and general-purpose convolution-based algorithms.
| Rating1 | Symbol | Value1, 2 | Unit |
| Supply Voltage | VCC | 0.1 to 2.0 | V |
| Input/Output Supply Voltage | VCCQH | 0.3 to 4.0 | V |
| All input voltages | VIN | GND 0.3 to VCCQH + 0.3 | V |
| Current drain per pin excluding VCC and GND | I | 10 | mA |
| Operating temperature range | TJ | 40 to +100 | |
| Storage temperature | TSTG | 55 to +150 | |
|
Notes: 1. GND = 0 V, VCC = 1.8 V ± 0.1 V, VCCQH = 3.3 V ± 0.3 V, TJ = 40 to +100, CL = 50 pF | |||
High-Performance DSP56300 Core
• 150 million instructions per second (MIPS) (270 MIPS using the EFCOP in filtering applications) with a 150 MHz clock at 1.8 V core and 3.3 V I/O
• Object code compatible with the DSP56000 core with highly parallel instruction set
• Data Arithmetic Logic Unit (Data ALU) with fully pipelined 24 ´ 24-bit parallel Multiplier-Accumulator (MAC), 56-bit parallel barrel shifter (fast shift and normalization; bit stream generation and parsing), conditional ALU instructions, and 24-bit or 16-bit arithmetic support under software control
• Program Control Unit (PCU) with Position Independent Code (PIC) support, addressing modes optimized for DSP applications (including immediate offsets), on-chip instruction cache controller, on-chip memory-expandable hardware stack, nested hardware DO loops, and fast auto-return interrupts
• Direct Memory Access (DMA) with six DMA channels supporting internal and external accesses; one-, two-, and three-dimensional transfers (including circular buffering); end-of-block-transfer interrupts; and triggering from interrupt lines and all peripherals
• Phase Lock Loop (PLL) allows change of low-power Divide Factor (DF) without loss of lock and output clock with skew elimination
• Hardware debugging support including On-Chip Emulation (OnCEÔ) module, Joint Test Action Group (JTAG) Test Access Port (TAP)
Enhanced Filtering Coprocessor (EFCOP)
• On-chip 24 ´ 24-bit filtering and echo-cancellation coprocessor that runs in parallel to the DSP core
• Operation at the same frequency as the core (up to 150 MHz)
• Support for a variety of filter modes, some of which are optimized for cellular base station applications:
- Real Finite Impulse Response (FIR) with real taps
- Complex FIR with complex taps
- Complex FIR generating pure real or pure imaginary outputs alternately
- A 4-bit decimation factor in FIR filters, thus providing a decimation ratio up to 16
- Direct form 1 (DFI) Infinite Impulse Response (IIR) filter
- Direct form 2 (DFII) IIR filter
- Four scaling factors (1, 4, 8, 16) for IIR output
- Adaptive FIR filter with true least mean square (LMS) coefficient updates
- Adaptive FIR filter with delayed LMS coefficient updates
On-Chip Peripherals
• Enhanced DSP56000-like 8-bit parallel host interface (HI08) supports a variety of buses (for example, ISA) and provides glueless connection to a number of industry-standard microcomputers, microprocessors, and DSPs
• Two enhanced synchronous serial interfaces (ESSI), each with one receiver and three transmitters (allows six-channel home theater)
• Serial communications interface (SCI) with baud rate generator
• Triple timer module
• Up to 34 programmable general-purpose input/output (GPIO) pins, depending on which peripherals are enabled
