IP4770CZ16, IP4771CZ16, IP4772CZ16 Selling Leads, Datasheet
MFG:PHILIPS Package Cooled:SSOP-16 D/C:06+
IP4770CZ16, IP4771CZ16, IP4772CZ16 Datasheet download
Part Number: IP4770CZ16
MFG: PHILIPS
Package Cooled: SSOP-16
D/C: 06+
MFG:PHILIPS Package Cooled:SSOP-16 D/C:06+
IP4770CZ16, IP4771CZ16, IP4772CZ16 Datasheet download
MFG: PHILIPS
Package Cooled: SSOP-16
D/C: 06+
Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
TOP
PDF/DataSheet Download
Datasheet: IP4001
File Size: 722361 KB
Manufacturer:
Download : Click here to Download
PDF/DataSheet Download
Datasheet: IP4001
File Size: 722361 KB
Manufacturer:
Download : Click here to Download
PDF/DataSheet Download
Datasheet: IP4001
File Size: 722361 KB
Manufacturer:
Download : Click here to Download
The IP4770CZ16, IP4771CZ16, IP4772CZ16 is connected between the VGA/DVI interface and the video graphics controller and includes level shifting for the DDC signals, buffering for the SYNC lines as well as high-level ESD protection diodes for the RGB signal lines.
The level shifting functions are required when the DDC controller operates at a lower supply voltage than the monitor. To use this level shifting function the gates of the two N-channel MOSFETs have to be connected to the supply rail of the DDC transceivers. Buffering for the SYNC signals is provided by two non-inverting buffers, which accept TTL input levels and convert these to CMOS compliant output levels between pins V CC(SYNC) and GND.
The IP4770CZ16 and IP4771CZ16 contain the formerly external termination resistors, which are typically required for the HSYNC and VSYNC lines of the video interface:
• IP4770CZ16: Rsync = 55
• IP4771CZ16: Rsync = 65
• IP4772CZ16: Rsync =10 to allow termination of the SYNC lines
All RGB I/Os are protected by a special diode configuration offering a low line capacitance of 4 pF (maximum) only to provide protection to downstream components for ESD voltages as high as ±8 kV contact discharge according to IEC 61000-4-2, level 4 standard.
·Integrated high-level ESD protection, buffering, SYNC signal impedance matching and level shifting
·Terminal connections with integrated rail-to-rail clamping diodes with downstream ESD protection of ±8 kV ccording to IEC 61000-4-2, level 4 standard
·Backflow protection on DDC lines
·Drivers for HSYNC and VSYNC lines
·Bidirectional level shifting N-channel FETs available for DDC clock and DDC data channels
·Integrated impedance matching resistors onSYNC lines
·Line capacitance < 4 pF per channel
·Lead-free package and RoHS compliant
The IP4770CZ16, IP4771CZ16, IP4772CZ16 is connected between the VGA/DVI interface and the video graphics controller and includes level shifting for the DDC signals, buffering for the SYNC lines as well as high-level ESD protection diodes for the RGB signal lines.
The level shifting functions are required when the DDC controller operates at a lower supply voltage than the monitor. To use this level shifting function the gates of the two N-channel MOSFETs have to be connected to the supply rail of the DDC transceivers. Buffering for the SYNC signals is provided by two non-inverting buffers, which accept TTL input levels and convert these to CMOS compliant output levels between pins V CC(SYNC) and GND.
The IP4770CZ16 and IP4771CZ16 contain the formerly external termination resistors, which are typically required for the HSYNC and VSYNC lines of the video interface:
• IP4770CZ16: Rsync = 55
• IP4771CZ16: Rsync = 65
• IP4772CZ16: Rsync =10 to allow termination of the SYNC lines
All RGB I/Os are protected by a special diode configuration offering a low line capacitance of 4 pF (maximum) only to provide protection to downstream components for ESD voltages as high as ±8 kV contact discharge according to IEC 61000-4-2, level 4 standard.
·Integrated high-level ESD protection, buffering, SYNC signal impedance matching and level shifting
·Terminal connections with integrated rail-to-rail clamping diodes with downstream ESD protection of ±8 kV ccording to IEC 61000-4-2, level 4 standard
·Backflow protection on DDC lines
·Drivers for HSYNC and VSYNC lines
·Bidirectional level shifting N-channel FETs available for DDC clock and DDC data channels
·Integrated impedance matching resistors onSYNC lines
·Line capacitance < 4 pF per channel
·Lead-free package and RoHS compliant
The IP4770CZ16, IP4771CZ16, IP4772CZ16 is connected between the VGA/DVI interface and the video graphics controller and includes level shifting for the DDC signals, buffering for the SYNC lines as well as high-level ESD protection diodes for the RGB signal lines.
The level shifting functions are required when the DDC controller operates at a lower supply voltage than the monitor. To use this level shifting function the gates of the two N-channel MOSFETs have to be connected to the supply rail of the DDC transceivers. Buffering for the SYNC signals is provided by two non-inverting buffers, which accept TTL input levels and convert these to CMOS compliant output levels between pins V CC(SYNC) and GND.
The IP4770CZ16 and IP4771CZ16 contain the formerly external termination resistors, which are typically required for the HSYNC and VSYNC lines of the video interface:
• IP4770CZ16: Rsync = 55
• IP4771CZ16: Rsync = 65
• IP4772CZ16: Rsync =10 to allow termination of the SYNC lines
All RGB I/Os are protected by a special diode configuration offering a low line capacitance of 4 pF (maximum) only to provide protection to downstream components for ESD voltages as high as ±8 kV contact discharge according to IEC 61000-4-2, level 4 standard.
·Integrated high-level ESD protection, buffering, SYNC signal impedance matching and level shifting
·Terminal connections with integrated rail-to-rail clamping diodes with downstream ESD protection of ±8 kV ccording to IEC 61000-4-2, level 4 standard
·Backflow protection on DDC lines
·Drivers for HSYNC and VSYNC lines
·Bidirectional level shifting N-channel FETs available for DDC clock and DDC data channels
·Integrated impedance matching resistors onSYNC lines
·Line capacitance < 4 pF per channel
·Lead-free package and RoHS compliant