Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
These N-channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, high cell density, DMOS technology. This very high density process has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulses in the avalanche and commutation modes. These devices are particularly suited for low voltage applications such as automotive, DC/DC converters, PWM motor controls, and other battery powered circuits where fast switching, low in-line power loss, and resistance to transients are needed.
NDP610B Maximum Ratings
Symbol
Parameter
NDP610A NDP610AE NDB610A NDB610AE
NDP610B NDP610BE NDB610B NDB610BE
Units
VDSS
Drain-Source Voltage
100
V
VDGR
Drain-Gate Voltage (RGS 1 M)
100
V
VGSS
Gate-Source Voltage - Continuous - Nonrepetitive (tP < 50 s)
± 20
V
± 40
ID
Drain Current - Continuous - Pulsed
26
24
A
104
96
PD
Total Power Dissipation Derate above 25°C
100
W
0.67
W/
TJ,TSTG
Operating and Storage Temperature Range
-65 to 175
TL
Maximum lead temperature for soldering purposes,1/8" from case for 5 seconds
275
NDP610B Features
`26 and 24A, 100V. RDS(ON) = 0.065 and 0.080. `Critical DC electrical parameters specified at elevated temperature. `Rugged internal source-drain diode can eliminate the need for an external Zener diode transient suppressor. `175°C maximum junction temperature rating. `High density cell design (3 million/in²) for extremely low RDS(ON). `TO-220 and TO-263 (D2PAK) package for both through hole and surface mount applications.
NDP610BE General Description
These N-channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, high cell density, DMOS technology. This very high density process has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulses in the avalanche and commutation modes. These devices are particularly suited for low voltage applications such as automotive, DC/DC converters, PWM motor controls, and other battery powered circuits where fast switching, low in-line power loss, and resistance to transients are needed.
NDP610BE Maximum Ratings
Symbol
Parameter
NDP610A NDP610AE NDB610A NDB610AE
NDP610B NDP610BE NDB610B NDB610BE
Units
VDSS
Drain-Source Voltage
100
V
VDGR
Drain-Gate Voltage (RGS 1 M)
100
V
VGSS
Gate-Source Voltage - Continuous - Nonrepetitive (tP < 50 s)
± 20
V
± 40
ID
Drain Current - Continuous - Pulsed
26
24
A
104
96
PD
Total Power Dissipation Derate above 25°C
100
W
0.67
W/
TJ,TSTG
Operating and Storage Temperature Range
-65 to 175
TL
Maximum lead temperature for soldering purposes,1/8" from case for 5 seconds
275
NDP610BE Features
`26 and 24A, 100V. RDS(ON) = 0.065 and 0.080. `Critical DC electrical parameters specified at elevated temperature. `Rugged internal source-drain diode can eliminate the need for an external Zener diode transient suppressor. `175°C maximum junction temperature rating. `High density cell design (3 million/in²) for extremely low RDS(ON). `TO-220 and TO-263 (D2PAK) package for both through hole and surface mount applications.
NDP7050 Parameters
Technical/Catalog Information
NDP7050
Vendor
Fairchild Semiconductor
Category
Discrete Semiconductor Products
Mounting Type
Through Hole
FET Polarity
N-Channel
Drain to Source Voltage (Vdss)
50V
Current - Continuous Drain (Id) @ 25° C
75A
Rds On (Max) @ Id, Vgs
13 mOhm @ 40A, 10V
Input Capacitance (Ciss) @ Vds
3600pF @ 25V
Power - Max
150W
Packaging
Tube
Gate Charge (Qg) @ Vgs
115nC @ 10V
Package / Case
TO-220AB
FET Feature
Standard
Lead Free Status
Contains Lead
RoHS Status
RoHS Non-Compliant
Other Names
NDP7050 NDP7050
NDP7050 General Description
These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulses in the avalanche and commutation modes. These devices are particularly suited for low voltage applications such as automotive, DC/DC converters, PWM motor controls, and other battery powered circuits where fast switching, low in-line power loss, and resistance to transients are needed.
NDP7050 Maximum Ratings
Symbol
Parameter
NDP7050
NDB7050
Units
VDSS
Drain-Source Voltage
50
V
VDGR
Drain-Gate Voltage (RGS < 1 M)
50
V
VDSS
Gate-Source Voltage - Continuous - Nonrepetitive (tP < 50 s)
± 20
V
± 40
ID
Drain Current - Continuous - Pulsed
75
A
225
PD
Total Power Dissipation @ TC = 25°C Derate above 25°C
150
W
1
W/
TJ,TSTG
Operating and Storage Temperature
-65 to 175
TL
Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds
275
NDP7050 Features
`75A, 50V. RDS(ON) = 0.013 @ VGS=10V. `Critical DC electrical parameters specified at elevated temperature. `Rugged internal source-drain diode can eliminate the need for an external Zener diode transient suppressor. `175°C maximum junction temperature rating. `High density cell design for extremely low RDS(ON). `TO-220 and TO-263 (D2PAK) package for both through hole and surface mount applications.