Position: Home > DataSheet > Index P > PCK Series > PCK2509SADH, PCK2509SL, PCK2509SLDH

Low Cost Custom Prototype PCB Manufacturer

PCK2509SADH, PCK2509SL, PCK2509SLDH

Table of contents:
Info of PCK2509SADH
Info of PCK2509SL
Info of PCK2509SLDH

PCK2509SADH, PCK2509SL, PCK2509SLDH Selling Leads, Datasheet

MFG:PHI Package Cooled:TSSOP/24 D/C:2328

PCK2509SADH, PCK2509SL, PCK2509SLDH Picture

PCK2509SADH, PCK2509SL, PCK2509SLDH Datasheet download

Five Points

Part Number: PCK2509SADH

MFG: PHI

Package Cooled: TSSOP/24

D/C: 2328

Attentive hint

Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.

How to buy ?

How long will receive a response.

Top Sellers:

TOP

PCK2509SL General Description

The PCK2509SL is a high-performance, low-skew, low-jitter, phase-locked loop (PLL) clock driver. It uses a PLL to precisely align, in both frequency and phase, the feedback (FBOUT) output to the clock (CLK) input signal. It is specifically designed for use with synchronous DRAMs. The PCK2509SL operates at 3.3 V VCC and is input compatible with both 2.5 V and 3.3 V input voltage ranges. It also provides integrated series-damping resistors that make it ideal for driving point-to-point loads. One bank of five outputs and one bank of four outputs provide nine low-skew, low-jitter copies of CLK. Output signal duty cycles are adjusted to 50 percent, independent of the duty cycle at CLK. Each bank of outputs can be enabled or disabled separately via the control (1G and 2G) inputs. When the G inputs are high, the outputs switch in phase and frequency with CLK; when the G inputs are low, the outputs are disabled to the logiclow state.

Unlike many products containing PLLs, the PCK2509SL does not require external RC networks. The loop filter for the PLL is included on-chip, minimizing component count, board space, and cost. Because it is based on PLL circuitry, the PCK2509SL requires a stabilization time to achieve phase lock of the feedback signal to the reference signal. This stabilization time is required, following power up and application of a fixed-frequency, fixed-phase signal at CLK, and following any changes to the PLL reference or feedback signals. The

PLL can be bypassed for test purposes by strapping AVCC to ground. The PCK2509SL is characterized for operation from 0 °C to +70 °C.

PCK2509SL Maximum Ratings

SYMBOL	PARAMETER	CONDITION	LIMITS		UNIT
SYMBOL	PARAMETER	CONDITION	MIN	MAX	UNIT
AV_CC	Supply voltage range	Note 2		< V_CC + 0.7	V
V_CC	Supply voltage range		0.5	+4.6	V
I_IK	Input clamp current	Note 2		50	mA
V_I	Input voltage range	Note 3	0.5	6.5	V
V_O	Output voltage range	V_O > V_CC or V_O < 0	-	±50	mA
I_OK	Output clamp current	Notes 3, 4	-0.5	V_CC+ 0.5	V
I_O	DC output source or sink current	V_O= 0 to V_CC		±50	mA
T_STG	Storage temperature range		-65	+150	°C
P_tot	Power dissipation per package		-	700	mW

NOTES:
1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
3. This value is limited to 3.6 V maximum.
4. This value is limited to 4.6 V maximum.

PCK2509SL Features

• Phase-Locked Loop Clock distribution for PC100/PC133 SDRAM applications
• When outputs are disabled, the PLL and feedback output are disabled, dropping AICC to 100 mA in stand-by mode when input clock signal is present.
• See PCK2509SA for JEDEC compliant option where PLL remains locked when outputs are disabled.
• Spread Spectrum clock compatible
• Operating frequency 50 to 150 MHz
• (tphase error jitter) at 100 to133 MHz = ±50 ps
• Jitter (peak-peak) at 100 to 133 MHz = ± 80 ps
• Jitter (cycle-cycle) at 100 to 133 MHz = 65 ps
• Pin-to-pin skew < 200 ps
• Available in plastic 24-Pin TSSOP
• Distributes one clock input to one bank of five outputs and one bank of four outputs
• External Feedback (FBIN) terminal Is used to synchronize the outputs to the clock input
• On-Chip series damping resistors
• No external RC network required
• Operates at 3.3 V
• Inputs compatible with 2.5 V and 3.3 V ranges
• See page 7 for Characteristic curves.

PCK2509SL Connection Diagram

Hotspot Suppliers Product

Product List A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 0 1 2 3 4 5 6 7 8 9

MT58L64L18CT-10

Price: 4-6 USD

MT58L64L18CT-10 TQFP100
DL-7140-211M

Price: 5-6.5 USD

DL-7140-211M laser tube
74LVC74APG

Price: 4-5 USD

74LVC74APG - IC FLIP FLOP D-Type POS-EDG DUAL 14TSSOP
CY28346ZI-2

Price: 6.5-8 USD

CYPRESS - Clock Synthesizer with Differential CPU Outputs
PI5V330QEX

Price: 0.284-0.286 USD

PI5V330QEX Pericom Multiplexer Switch ICs
BSM300GA120DN2

Price: 1-2 USD

IGBT power module, Single switch, 1200 V, Collector-emitter voltage, 430A
SVA150XG04TB

Price: 1-2 USD

a-Si TFT-LCD, NEC, 228.096Hmm, 560V
PC354N1

Price: 0.124-0.2 USD

PC354N1T - Mini-flat Package, AC Input Type Photocoupler - Sharp Electrionic Components
RL1210JR-070R22L

Price: 0.177-0.178 USD

RL1210JR51-XX-BL - Thick Film Chip Resistor Low Ohmic - TAITRON Components Incorporated
STPS140A

Price: 0.053-0.055 USD

STPS140A - POWER SCHOTTKY RECTIFIER - STMicroelectronics
STA013

Price: 1.45-1.5 USD

STA013 - MPEG 2.5 LAYER III AUDIO DECODER - STMicroelectronics
SMBJ5347B

Price: 0.073-0.075 USD

SMBJ5347B - 5 Watt Surface Mount Silicon Zener Diodes - Micro Commercial Components