PM7382-PI, PM7384BI, PM7384-BI Selling Leads, Datasheet
MFG:PMC Package Cooled:BGA D/C:N/A
PM7382-PI, PM7384BI, PM7384-BI Datasheet download

Part Number: PM7382-PI
MFG: PMC
Package Cooled: BGA
D/C: N/A
MFG:PMC Package Cooled:BGA D/C:N/A
PM7382-PI, PM7384BI, PM7384-BI Datasheet download

MFG: PMC
Package Cooled: BGA
D/C: N/A
Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
TOP
PDF/DataSheet Download
Datasheet: PM7382-PI
File Size: 2568863 KB
Manufacturer: PMC [PMC-Sierra, Inc]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: PM701
File Size: 263426 KB
Manufacturer:
Download : Click here to Download
PDF/DataSheet Download
Datasheet: PM7384-BI
File Size: 2919664 KB
Manufacturer: PMC [PMC-Sierra, Inc]
Download : Click here to Download
The PM7382-PI Frame Engine and Datalink Manager device is a monolithic integrated circuit that implements HDLC processing, and PCI Bus memory management functions for a maximum of 256 bi-directional channels.
The PM7382-PI may be configured to support H-MVIP, channelised T1/J1/E1 or unchannelised traffic across 32 physical links.The PM7382-PI may be configured to interface with H-MVIP digital telephony buses at 2.048 Mbps. For 2.048 Mbps H-MVIP links, the PM7382-PI allows up to 256 bi-directional HDLC channels to be assigned to individual time-slots within a maximum of 32 H-MVIP links. The channel assignment supports the concatenation of time-slots (N x DS0) up to a maximum of 32 concatenated time-slots for each 2.048 Mbps H-MVIP link. Time-slots assigned to any particular channel need not be contiguous within the H-MVIP link. When configured for 2.048 Mbps H-MVIP operation, the PM7382-PI partitions the 32 physical links into 4 logical groups of 8 links. Links 0 through 7,8 through 15, 16 through 23 and 24 through 31 make up the 4 logical groups.Links in each logical group share a common clock and a common type 0 frame pulse in each direction.
The PM7382-PI may be configured to interface with H-MVIP digital telephony buses at 8.192 Mbps. For 8.192 Mbps H-MVIP links, the PM7382-PI allows up to 256 bi-directional HDLC channels to be assigned to individual time-slots within a maximum of 8 H-MVIP links. The channel assignment supports the concatenation of time-slots (N x DS0) up to a maximum of 128 concatenated time-slots for each 8.192 H-MVIP link. Time-slots assigned to any particular channel need not be contiguous within the H-MVIP link. When configured for 8.192 Mbps H-MVIP operation, the PM7382-PI partitions the 32 physical links into 8 logical groups of 4 links. Only the first link, which must be located at physical links numbered 4m (0m7), of each logical group can be configured for 8.192 Mbps operation. The remaining 3 physical links in the logical group (numbered 4m+1, 4m+2 and 4m+3) are unused. All links configured for 8.192 Mbps H-MVIP operation will share a common type 0 frame pulse, a common frame pulse clock and a common data clock.
