TQ8106, TQ8106S, TQ8225 Selling Leads, Datasheet
MFG:QFP Package Cooled:QFP- D/C:99+
TQ8106, TQ8106S, TQ8225 Datasheet download
Part Number: TQ8106
MFG: QFP
Package Cooled: QFP-
D/C: 99+
MFG:QFP Package Cooled:QFP- D/C:99+
TQ8106, TQ8106S, TQ8225 Datasheet download
MFG: QFP
Package Cooled: QFP-
D/C: 99+
Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
TOP
PDF/DataSheet Download
Datasheet: TQ8106
File Size: 380918 KB
Manufacturer: TRIQUINT [TriQuint Semiconductor]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: TQ8004
File Size: 1248132 KB
Manufacturer:
Download : Click here to Download
PDF/DataSheet Download
Datasheet: TQ8004
File Size: 1248132 KB
Manufacturer:
Download : Click here to Download
The TQ8105/TQ8106 are SONET/SDH transceivers that integrate multiplexing, demultiplexing, SONET/SDH framing, clock-synthesis PLL, and enhanced line and clock diagnostic functions into a single monolithic device. The TQ8106 is a pin-compatible upgrade of the TQ8105 that includes a Clock and Data Recovery (CDR) function. The TQ8105 and TQ8106 allow maximum flexibility in the selection of internal/external Clock and Data Recovery, Opto-Electronic (O/E) Module, and Reference Clock Sources.
On-chip PLLs use external RC-based loop filters to allow custom tailoring of loop response and support the wide range of reference clock frequencies found in SONET/SDH/ATM systems. For transmit clock synthesis or for CDR, the PLLs exceed ANSI, Bellcore, and ITU jitter specifications for systems when combined with industry-typical O/E devices such as Sumitomo, AT&T, HP, and AMP. The TQ8105/TQ8106 PLLs provide byte clocks and constantrate 38.88 MHz and 51.84 MHz, synthesized clock outputs, providing clocking for UTOPIA and other system busses. Transmit data may also be clocked into the devices with respect to the reference clock.
Operating from a single +5V supply, the TQ8105/TQ8106 provides fully compliant functionality and performance, utilizing direct-connected PECL levels (differential or single-ended) for high-speed I/O. As compared to ACcoupled schemes, the direct-coupled connections reduce jitter and switching-level offsets due to data patterns. The TQ8105/TQ8106 can also provide direct connection to high-speed I/O utilizing ECL levels with a 5V supply. Low-speed bus, control, and clock I/O utilize TTL levels. (An ECL/ PECL reference clock input is also provided; at 155.52 MHz the input should be only PECL/ECL.) Output TTL pins can be tristated and may also be configured for VOH with a 3.3V supply connection.
Parameter |
Symbol |
Level |
Minimum |
Maximum |
Unit |
Positive supply |
VCC, VPP, VDD, AVDD |
GND |
7 |
V |
|
Negative supply (VPP = 0 V) |
VNN |
-7 |
GND |
V | |
Output voltage |
VO |
ECL/PECL |
VNN0.5 |
VPP+0.5 |
V |
Output current |
IO |
ECL/PECL |
- |
40 |
mA |
Input voltage |
VI |
ECL/PECL |
VNN0.5 |
VPP+0.5 |
V |
Input current |
II |
ECL/PECL |
-1 |
1 |
mA |
Output voltage |
VO |
TTL |
-0.5 |
VCC + 0.5 |
V |
Output current |
IO |
TTL |
- |
20 |
mA |
Input voltage |
VI |
TTL |
0.5 |
VCC + 0.5 |
V |
Input current |
II |
TTL |
-1 |
1 |
mA |
Biased junction temperature |
TJ |
- |
-55 |
+150 |
° C |
Storage temperature |
TS |
- |
-65 |
+150 |
° C |