Features: 1.65 to 3.6V inputs and outputs High speed: tPD = 3.4ns (Max) at VCC = 3.0 to 3.6V tPD = 4.8ns (Max) at VCC = 2.3 to 2.7V Symmetrical impedance outputs: |IOH| = IOL = 12mA (Min) at VCC = 3.0V |IOH| = IOL = 8mA (Min) at VCC = 2.3V Power down protection on inputs and outputs 26 serie resi...
200809272103212407: Features: 1.65 to 3.6V inputs and outputs High speed: tPD = 3.4ns (Max) at VCC = 3.0 to 3.6V tPD = 4.8ns (Max) at VCC = 2.3 to 2.7V Symmetrical impedance outputs: |IOH| = IOL = 12mA (Min) at VCC = ...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Features: • Choice of CMR performance of 10 kV/µs,5 kV/µs, and 100 V/µs...
Features: • Choice of CMR performance of 10 kV/µs, 5 kV/µs, and 100 V/µs...
Features: • Choice of CMR performance of 10 kV/µs,5 kV/µs, and 100 V/µs...
Symbol |
Parameter |
Value |
Unit |
VCC |
Supply voltage |
-0.5 to +4.6 |
V |
VI |
DC input voltage |
-0.5 to +4.6 |
V |
VO |
DC output voltage (OFF State) |
-0.5 to +4.6 |
V |
VO |
DC output voltage (High or Low State) (1) |
-0.5 to VCC + 0.5 |
V |
IIK |
DC input diode current |
- 50 |
mA |
IOK |
DC output diode current (2) |
- 50 |
mA |
IO |
DC output current |
± 50 |
mA |
ICC or IGND |
DC VCC or ground current per supply pin |
±100 |
mA |
PD |
Power dissipation |
400 |
mW |
Tstg |
Storage temperature |
-65 to +150 |
°C |
TL |
Lead temperature (10 sec) |
260 |
°C |
The 54VCXH162374 is a low voltage CMOS 16 it d-type Flip-Flop with 3 state outputs non nverting fabricated with sub-micron silicon gate nd five-layer metal wiring C2MOS technology. 54VCXH162374 is ideal for low power and very high speed 1.65 to .6V applications; it can be interfaced to 3.6V ignal environment for both inputs and outputs.
54VCXH162374 is controlled by wo clock inputs (nCK) and two output enable nputs (nOE).
On the positive transition of the (nCK), the 54VCXH162374 will be set to the logic state that were etup at the nD inputs.
While the (nOE) input is low, the 8 outputs (nQ) ill be in a normal state (HIGH or LOW logic level) nd while high level the outputs will be in a high mpedance state.
Any output control does not affect the internal peration of flip flops; that is, the old data can be etained or the new data can be entered even hile the outputs are OFF.