Position: Home  > All Categories> Integrated Circuits (ICs) > 200809272127292859

200809272127292859

Features: • Compliant with 8/16 bit UTOPIA Level I and II and PPP Multi-PHY Interface Specifications and supports UTOPIA Bus operating at 25, 33 or 50 MHz• Contains on-chip 16 cell FIFO (configurable in depths of 4, 8, 12 or 16 cells), in both the Transmit (TxFIFO) and Receive Directio...

product image

200809272127292859 Picture
See larger image
SeekIC No. : 004214947 Detail

200809272127292859: Features: • Compliant with 8/16 bit UTOPIA Level I and II and PPP Multi-PHY Interface Specifications and supports UTOPIA Bus operating at 25, 33 or 50 MHz• Contains on-chip 16 cell FIFO ...

200809272127292859 Data Sheet

floor Price/Ceiling Price

Get Latest Price
Part Number:
200809272127292859
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2025/12/26

add to my favourite

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

• Compliant with 8/16 bit UTOPIA Level I and II and PPP Multi-PHY Interface Specifications and supports UTOPIA Bus operating at 25, 33 or 50 MHz
• Contains on-chip 16 cell FIFO (configurable in depths of 4, 8, 12 or 16 cells), in both the Transmit (TxFIFO) and Receive Directions (RxFIFO)
• Contains on-chip 54 byte Transmit and Receive OAM Cell Buffer for transmission, reception and processing of OAM Cells
• Supports ATM cell or PPP Packet Mapping
• Supports M13 and C-Bit Parity Framing Formats
• Supports DS3/E3 Clear-Channel Framing Applications
• Includes PRBS Generator and Receiver
• Supports Line, Cell, and PLCP Loop-backs
• Interfaces to 8 Bit wide Intel, Motorola, PowerPC, and Mips Ps
• HDLC controller per channel for Tx and Rx
• Low power 3.3V, 5V Input Tolerant, CMOS
• Available in 388 pin PBGA Package


Application

• Digital Access and Cross Connect Systems
• Digital, ATM, WAN and LAN Switches
• Network Interface Service Units


Description

The XRT74L73 3 Channel, ATM UNI/PPP Physical Layer Processor with integrated DS3/E3 framing controller is designed to support ATM direct mapping and  cell delineation as well as PPP mapping and Frame processing. For ATM UNI applications, XRT74L73 provides the ATM Physical Layer (Physical Medium Dependent and Transmission Convergence sub-layers) interface for the public and private networks at DS3/E3 rates. For Clear-Channel Framer applications, this device supports the transmission and reception of "user data" via the DS3/E3 payload.

The XRT74L73 DS3 ATM UNI/Clear-Channel Framer incorporates Receive, Transmit, Microprocessor Interface, Performance Monitor, Test and Diagnostic and Line Interface Unit Scan Drive functional sections.




Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
You may also be interested in :
Cable Assemblies
CS1W-CN114
XW2Z-500T
Cables, Wires
821-0814-a
415-0100-150
Relays
WIMA MKP4 0.22UF 630V
WIMA MKP4 4.7UF 630VDC
Test Equipment
TOP853
TOP2005
Boxes, Enclosures, Racks
ACLSN12
ACLJIC
Motors, Solenoids, Driver Boards/Modules
IHSS57-36-20
ASD-B2-1521-B
View more