21150

Features: `Complies fully with the PCI Local Bus Specification, Revision 2.1`Complies fully with the Advanced Configuration Power Interface (ACPI) Specification`Complies fully with the PCI Power Management Specification, Revision 1.01`Complies fully with Revision 1.0 of the PCI-to-PCI Bridge Archi...

product image

21150 Picture
SeekIC No. : 004215363 Detail

21150: Features: `Complies fully with the PCI Local Bus Specification, Revision 2.1`Complies fully with the Advanced Configuration Power Interface (ACPI) Specification`Complies fully with the PCI Power Man...

floor Price/Ceiling Price

Part Number:
21150
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/4/18

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

`Complies fully with the PCI Local Bus Specification, Revision 2.1
`Complies fully with the Advanced Configuration Power Interface (ACPI) Specification
`Complies fully with the PCI Power Management Specification, Revision 1.01
`Complies fully with Revision 1.0 of the PCI-to-PCI Bridge Architecture Specification
`Implements delayed transactions for all PCI configuration, I/O, and memory read
   commands-up to three transactions simultaneously in each direction
`Allows 88 bytes of buffering (data and address) for posted memory write commands in
   each direction-up to five posted write transactions simultaneously in each direction
`Allows 72 bytes of read data buffering in each direction
`Provides concurrent primary and secondary bus operation, to isolate traffic
`Provides 10 secondary clock outputs with the following features:
-Low skew permits direct drive of option slots
-Individual clock disables, capable of automatic configuration during reset
`Provides arbitration support for nine secondary bus devices:
-A programmable 2-level arbiter
-Hardware disable control, to permit use of an external arbiter
`Provides a 4-pin general-purpose I/O interface, accessible through
   devicespecific configuration space
`Provides enhanced address decoding:
- A 32-bit I/O address range
- A 32-bit memory-mapped I/O address range
- A 64-bit prefetchable memory address range
- ISA-aware mode for legacy support in the first 64KB of I/O address range
- VGA addressing and VGA palette snooping support
`Includes live insertion support
`Supports PCI transaction forwarding for the following commands:
- All I/O and memory commands
- Type 1 to Type 1 configuration commands
- Type 1 to Type 0 configuration commands (downstream only)
- All Type 1 to special cycle configuration commands
`Includes downstream lock support
`Supports both 5-V and 3.3-V signaling environments
`Available in both 33 MHz and 66 MHz versions
`Provides an IEEE standard 1149.1 JTAG interface.



Pinout

  Connection Diagram


Specifications

Parameter Minimum Maximum
Junction temperature, Tj - 125
Maximum voltage applied to signal pins - 5.5 V
Supply voltage, Vcc - 3.9 V
Maximum power, Pwc (33 MHz) - 1.0 W @ 33 MHz
Maximum power, Pwc (66 MHz) - 1.6 W @ 66MHz
Storage temperature range, Tstg 55 +125



Description

The 21150 is a second-generation PCI-to-PCI bridge and is fully compliant with PCI Local Bus Specification, Revision 2.1. The 21150 provides full support for delayed transactions, which enables the buffering of memory read, I/O, and configuration transactions. The 21150 has separate posted write, read data, and delayed transaction queues with significantly more buffering capability than first-generation bridges. In addition, the 21150 supports buffering of simultaneous multiple posted write and delayed transactions in both directions. Among the features provided by the 21150 are a programmable 2-level secondary bus arbiter, an IEEE standard 1149.1 JTAG interface, live insertion support, a 4-pin general-purpose I/O interface, individual secondary clock disables, and enhanced address decoding. The 21150 has sufficient clock and arbitration pins to support nine PCI bus master devices directly on its secondary interface.

The 21150 allows the two PCI buses to operate concurrently. This means that a master and a target on the same PCI bus can communicate while the other PCI bus is busy. This traffic isolation may increase system performance in applications such as multimedia.

The 21150 makes it possible to extend a system's load capability limit beyond that of a single PCI bus by allowing motherboard designers to add more PCI devices or more PCI option card slots than a single PCI bus can support. Figure 1 illustrates the use of two 21150 PCI-to-PCI bridges on a system board. Each 21150 that is added to the board creates a new PCI bus that provides support for the additional PCI slots or devices

Option card designers can use the 21150 to implement multiple-device PCI option cards. Without a PCI-to-PCI bridge, PCI loading rules would limit option cards to one device. The PCI Local Bus Specification) loading rules limit PCI option cards to a single connection per PCI signal in the option card connector. The 21150 overcomes this restriction by providing, on the option card, an independent PCI bus to which up to nine devices can be attached. Figure 2 shows how the 21150 enables the design of a multicomponent option card.




Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
Connectors, Interconnects
Tapes, Adhesives
803
Semiconductor Modules
Programmers, Development Systems
View more