29C532E

Features: · 32-bit Operation (7 or 8 Check Bits)· Bus Watch Architecture· Fast Error Detection: 32 ns· Fast Error Correction: 39 ns· Corrects All Single-Bit ErrorsDetects All Double-Bit ErrorsDetects Some Multi-Bit ErrorsDetects Chip Error (x1, x4 & x8 RAM Format)· Correctable and Non-Correcta...

product image

29C532E Picture
SeekIC No. : 004218345 Detail

29C532E: Features: · 32-bit Operation (7 or 8 Check Bits)· Bus Watch Architecture· Fast Error Detection: 32 ns· Fast Error Correction: 39 ns· Corrects All Single-Bit ErrorsDetects All Double-Bit ErrorsDetect...

floor Price/Ceiling Price

Part Number:
29C532E
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/4/27

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

· 32-bit Operation (7 or 8 Check Bits)
· Bus Watch Architecture
· Fast Error Detection: 32 ns
· Fast Error Correction: 39 ns
· Corrects All Single-Bit Errors
Detects All Double-Bit Errors
Detects Some Multi-Bit Errors
Detects Chip Error (x1, x4 & x8 RAM Format)
· Correctable and Non-Correctable Error Flags
· Very Low Power CMOS
· TTL Compatible
· Single 5V ± 10% Power Supply
· High Drive Capability on Bus: 12.8 mA
· 100-Pin Multi-Layer Quad Flatpack




Pinout

  Connection Diagram


Description

The 29C532E EDAC is a very low power bus-watch 32-bit Error Detection And Correction unit (EDAC). EDAC is used in a high integrity system for monitoring d correcting data values coming from the memory  space. Such a bus-watch EDAC is connected as a peripheral on the data bus and watches on and controls the integrity of the data memory.

During a processor write cycle, at each memory location (32-bit width), EDAC calculated checkword (7 or 8-bit width) is added. When performing a read operation from memory, the 29C532E verifies the entire checkword and data combination. It detects and can correct 100% of all the single-bit errors and it detects all multi-bit errors but can not correct them. All the errors are reported to the master system to allow the processor to take action as required. In case of single-bit error, the Correctable ERRor flag is set and the single-bit in error is complemented (corrected). Then, the data can be substituted to the corrupted data on the system data bus. In case of multi-bit error, the Non-Correctable ERRor flag is set, the data can not be repaired. Note that when multi-bit errors occur, there are some bit patterns which may appear as possible correctable errors. Therefore, if the environment produces this type of error, the EDAC must be used in detect-only-without-correction configuration. Data and syndrome analysis must be rapidly done.

Because the 29C532E latches the data, byte or 16-bit word write operations are possible if they take place in a read-modify-write accesses to the memory space.

When the 29C532E uses 7-checkbit, it can detect any errors on any single 1 or 4-bit memory chip. The 8-checkbit option gives the additional capability to detect all errors on any 8-bit memory chip.




Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
Circuit Protection
Cable Assemblies
Memory Cards, Modules
Audio Products
Integrated Circuits (ICs)
Power Supplies - Board Mount
View more