Position: Home  > All Categories> Integrated Circuits (ICs) > 36AB-250

36AB-250

Features: • Register-Register Late Write mode, Pipelined Read mode• 2.5 V +200/200 mV core power supply• 1.5 V or 1.8 V HSTL Interface• ZQ controlled programmable output drivers• Dual Cycle Deselect• Fully coherent read and write pipelines• Byte write oper...

product image

36AB-250 Picture
See larger image
SeekIC No. : 004229053 Detail

36AB-250: Features: • Register-Register Late Write mode, Pipelined Read mode• 2.5 V +200/200 mV core power supply• 1.5 V or 1.8 V HSTL Interface• ZQ controlled programmable output driv...

36AB-250 Data Sheet

floor Price/Ceiling Price

Get Latest Price
Part Number:
36AB-250
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/4/18

add to my favourite

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

• Register-Register Late Write mode, Pipelined Read mode
• 2.5 V +200/200 mV core power supply
• 1.5 V or 1.8 V HSTL Interface
• ZQ controlled programmable output drivers
• Dual Cycle Deselect
• Fully coherent read and write pipelines
• Byte write operation (9-bit bytes)
• Differential HSTL clock inputs, K and K
• Asynchronous output enable
• Sleep mode via ZZ
• IEEE 1149.1 JTAG-compliant Serial Boundary Scan
• JEDEC-standard 119-bump BGA package
• Pb-Free 119-bump BGA package available


Specifications

Symbol
Description
Value
Unit
VDD
Voltage on VDD Pins
0.5 to 3.6
V
VDDQ
Voltage in VDDQ Pins
0.5 to VDD
V
VI/O
Voltage on I/O Pins
0.5 to VDDQ + 0.5 ( 3.6 V max.)
V
VIN
Voltage on Other Input Pins
0.5 to VDDQ + 0.5 ( 3.6 V max.)
V
IIN
Input Current on Any Pin
+/20
mA dc
IOUT
Output Current on Any I/O Pin
+/20
mA dc
TJ
Maximum Junction Temperature
125
TSTG
Storage Temperature
55 to 125
Note: Permanent damage to the device may occur if the Absolute Maximum Ratings are exceeded. Operation should be restricted to Recommended Operating Conditions. Exposure to conditions exceeding the Recommended Operating Conditions, for an extended period of time, may affect reliability of this component.


Description

Because 36AB-250 are synchronous devices, address data inputs and read/write control inputs are captured on the rising edge of the input clock. Write cycles are internally self-timed and initiated by the rising edge of the clock input. This feature eliminates complex off-chip write pulse generation required by asynchronous SRAMs and simplifies input signal timing.

36AB-250 support pipelined reads utilizing a rising-edge-triggered output register. They also utilize a Dual Cycle Deselect (DCD) output deselect protocol.

36AB-250 are implemented with high performance technology and are packaged in a 119-bump BGA.




Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
You may also be interested in :
Programmers, Development Systems
ARDUINO IIC/I2C 液晶模块
JTAG-SMT2
Prototyping Products
AVT4168
DE1
Optoelectronics
SFH7770
TLP423J
Test Equipment
TOP853
TOP2005
Semiconductor Modules
2DI300A-050-03
7MBR25SA-120-50
Integrated Circuits (ICs)
TA8435H
1MB12-140
View more