Features: • High speed parallel registers with positive edge-triggered D-type flip-flops• Ideal where high speed, light loading, or increased fan-in are required with MOS microprocessors• Output capability: +64mA/32mA• Latch-up protection exceeds 500mA per Jedec Std 17̶...
74ABT823: Features: • High speed parallel registers with positive edge-triggered D-type flip-flops• Ideal where high speed, light loading, or increased fan-in are required with MOS microprocessors...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

| SYMBOL | PARAMETER | CONDITIONS | RATING | UNIT |
| VCC | DC supply voltage | 0.5 to 7.0 | V | |
| IIK | DC input diode current | VI < 0 | 18 | mA |
| VI DC input voltage3 | 1.2 to 7.0 | V | ||
| IOK | DC output diode current | VO < 0 | 50 | mA |
| VOUT | DC output voltage3 | output in Off or High state | 0.5 to 5.5 | V |
| IOUT | DC output current | output in Low state | 128 | mA |
| Tstg | Storage temperature range | 65 to 150 |
The 74ABT823 Bus interface Register is designed to eliminate the extra packages required to buffer existing registers and provide extra data width for wider data/address paths of buses carrying parity.
The 74ABT823 is a 9-bit wide buffered register with Clock Enable (CE) and Master Reset (MR) which are ideal for parity bus interfacing in high microprogrammed systems. The register is fully edge-triggered.
The state of each D input, one set-up time before the Low-to-High clock transition is transferred to the corresponding flip-flop's Q output.