Features: · Wide supply voltage range from 1.65 to 3.6 V· Complies with JEDEC standard: JESD8-7 (1.65 to 1.95 V) JESD8-5 (2.3 to 2.7 V) JESD8B/JESD36 (2.7 to 3.6 V).· 3.6 V tolerant inputs/outputs· CMOS LOW power consumption· Direct interface with TTL levels (2.7 to 3.6 V)· Power-down mode· Latch-...
74ALVC373: Features: · Wide supply voltage range from 1.65 to 3.6 V· Complies with JEDEC standard: JESD8-7 (1.65 to 1.95 V) JESD8-5 (2.3 to 2.7 V) JESD8B/JESD36 (2.7 to 3.6 V).· 3.6 V tolerant inputs/outputs· ...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
US $2 - 2.02 / Piece
Buffers & Line Drivers 16-Bit Buffer/Driver With 3-State Outputs

|
Symbol |
Parameter |
CONDITIONS |
Min |
Max |
Unit |
|
VCC |
Supply Voltage |
-0.5 |
+4.6 |
V | |
|
VI |
input voltage |
-0.5 |
+4.6 |
V | |
|
IIK |
input diode current |
VI < 0 |
-50 |
mA | |
|
IOK |
output diode current |
VO > VCC or VO < 0 |
±50 |
mA | |
|
VO |
output voltage |
enable mode; notes 1 and 2 |
-0.5 |
VCC + 0.5 |
V |
|
disable mode |
-0.5 |
+4.6 |
V | ||
|
Power-down mode; note 2 |
-0.5 |
+4.6 |
V | ||
|
IO |
output source or sink current |
VO = 0 to VCC |
±50 |
mA | |
|
ICC or IGND |
VCC or GND current |
±100 |
mA | ||
|
Tstg |
Storage temperature |
-65 |
+150 |
||
|
Ptot |
power dissipation per package SO package TSSOP package |
above 70 °C derate linearly with 8 mW/K above 60 °C derate linearly with 5.5 mW/K |
500 500 |
mW mW |
The 74ALVC373 is a high-performance, low-power, low-voltage, Si-gate CMOS device and superior to most advanced CMOS compatible TTL families.
The 74ALVC373 is an octal D-type transparent latch featuring separate D-type inputs for each latch and 3-state outputs for bus oriented applications. A latch enable (LE)
input and an output enable (OE) input are common to all internal latches.
The 74ALVC373 consists of eight D-type transparent latches with 3-state true outputs. When LE is HIGH, data at the Dn inputs enters the latches. In this condition the
latches are transparent, i.e. a latch output will change state each time its corresponding D-input changes.
When LE of the 74ALVC373 is LOW the latches store the information that was present at the D-inputs a set-up time preceding the HIGH-to-LOW transition of LE. When OE is LOW, the contents of the 8 latches are available at the outputs.When OE is HIGH, the outputs go to the high-impedance OFF-state. Operation of the OE input does not affect the state of the latches.
The '373' is functionally identical to the '573', but the '573' have a different pin arrangement.