Features: ·Wide supply voltage range from 0.8 V to 3.6 V·High noise immunity·Complies with JEDEC standards:·JESD8-12 (0.8 V to 1.3 V)·JESD8-11 (0.9 V to 1.65 V)·JESD8-7 (1.2 V to 1.95 V)·JESD8-5 (1.8 V to 2.7 V)·JESD8-B (2.7 V to 3.6 V)·ESD protection:·HBM JESD22-A114-C Class 3A. Exceeds 5000 V·MM...
74AUP1G125: Features: ·Wide supply voltage range from 0.8 V to 3.6 V·High noise immunity·Complies with JEDEC standards:·JESD8-12 (0.8 V to 1.3 V)·JESD8-11 (0.9 V to 1.65 V)·JESD8-7 (1.2 V to 1.95 V)·JESD8-5 (1....
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Symbol | Parameter | Conditions | Min | Max | Unit |
VCC | supply voltage | -0.5 | +4.6 | V | |
IIK | input clamping current | VI < 0 V | - | -50 | mA |
VI | input voltage | [1] | -0.5 | +4.6 | V |
IOK | output clamping current | VO > VCC or VO < 0 V | - | ±50 | mA |
VO | output voltage | Active mode[1] | -0.5 | VCC + 0.5 | V |
Power-down mode[1] | -0.5 | +4.6 | V | ||
IO | output current | VO = 0 V to VCC | - | ±20 | mA |
ICC | supply current | - | +50 | mA | |
IGND | ground current | - | -50 | mA | |
Tstg | storage temperature | -65 | +150 | ||
Ptot | total power dissipation | Tamb = -40 °C to +125 °C[2] | - | 250 | mW |
The 74AUP1G125 is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL families. Schmitt-trigger action at all inputs makes the circuit tolerant to slower input rise and fall times across the entire VCC range from 0.8 V to 3.6 V. This device ensures a very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V.
The 74AUP1G125 is fully specified for partial Power-down applications using IOFF.
The IOFF circuitry disables the output, preventing the damaging backflow current through the device when it is powered down.
The 74AUP1G125 provides the single non-inverting buffer/line driver with 3-state output. The 3-state output is controlled by the output enable input (OE).
A HIGH level at pin OE causes the output to assume a high-impedance OFF-state. This device has the input-disable feature, which allows floating input signals. The inputs are disabled when OE is HIGH.