Features: ` 5V tolerant inputs and outputs` 2.3V3.6V VCC specifications provided` 5.2 ns tPD max (VCC = 3.3V), 20 µA ICC max` Power down high impedance inputs and outputs` Supports live insertion/withdrawal (Note 1)` ±24 mA Output Drive (VCC = 3.0V)` Implements patented noise/EMI reduction c...
74LCX32646: Features: ` 5V tolerant inputs and outputs` 2.3V3.6V VCC specifications provided` 5.2 ns tPD max (VCC = 3.3V), 20 µA ICC max` Power down high impedance inputs and outputs` Supports live insert...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
US $.23 - .39 / Piece
Gates (AND / NAND / OR / NOR) Quad 2-Input NAND Gate with 5V Tol Inp
Symbol | Parameter | Value | Condition | Unit |
VCC | DC Supply Voltage | 0.5 to +7.0 | V | |
VI | DC Input Voltage | 0.5 to +7.0 | V | |
VO | DC Output Voltage | 0.5 to +7.0 0.5 to VCC + 0.5 |
Output in 3-STATE Output in HIGH or LOW State (Note 5) |
V |
IIK | DC Input Diode Current | 50 | VI < GND | mA |
IOK | DC Output Diode Current | 50 | VO < GND | mA |
+50 | VO > VCC | mA | ||
IO | DC Output Source/Sink Current | +50 | mA | |
ICC | DC Supply Current Per Supply Pin | ±100 | mA | |
IGND | DC Ground Current Per Ground Pin | ±100 | mA | |
TSTG | Storage Temperature Range | 65 to +150 | °C |
The 74LCX32646 contains thirty-two non-inverting bidirectional registered bus transceivers with 3-STATE outputs, providing multiplexed transmission of data directly from the input bus or from the internal storage registers. Each byte of the 74LCX32646 has separate control inputs which can be shorted together for full 32-bit operation.The DIRn inputs determine the direction of data flow through the device.
The CPABn and CPBAn inputs load data into the registers on the LOW-to- HIGH transition (see Functional Description).
The 74LCX32646 is designed for low voltage (2.5V or 3.3V) VCC applications with capability of interfacing to a 5V signal environment. The LCX32646 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation.