82385

The 82385 cache controller is a high performance 32-bit peripheral for the intel386 microprocessor.This chapter provides an overview of the 82385,and of the basic architecture and operation of an 386 DX CPU/82385 system.

The main function of 82385 is to provide fast local storage for frequently accessed code and data.The cache system intercepts 386 DX memory references to see if the required data resides in the cache.If the data resides in the cache (a hit),it is returned to the 386DX without incurring wait states.If the data is not cached (a miss), the reference is forwarded to the system and the data retrieved from main memory.An efficient cache will yield a high "hit rate"(the ratio of cache hits to total 386DX accesses),such that the majority of accesses are serviced with zero wait states.The net effect is that the wait states incurred in a relatively infrequent miss are averaged over a large number of accesses,resulting in an average of nearly zero wait states per access.Since cache hits are serviced locally,a processor operating out of its local cache has a much lower "bus utilization" which reduces system bus bandwidth requirements,making more bandwidth available to other bus masters.

At present there is not too much information about this model.If you are willing to find more  about 82385, please pay attention to our web! We will promptly update the relevant  information.