AD9516-0

Features: Low phase noise, phase-locked loopOn-chip VCO tunes from 2.55 GHz to 2.95 GHzExternal VCO/VCXO to 2.4 GHz optionalOne differential or two single-ended reference inputsReference monitoring capabilityAuto and manual reference switchover/holdover modesAutorecover from holdoverAccepts refere...

product image

AD9516-0 Picture
SeekIC No. : 004273144 Detail

AD9516-0: Features: Low phase noise, phase-locked loopOn-chip VCO tunes from 2.55 GHz to 2.95 GHzExternal VCO/VCXO to 2.4 GHz optionalOne differential or two single-ended reference inputsReference monitoring ...

floor Price/Ceiling Price

Part Number:
AD9516-0
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/4/30

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

Low phase noise, phase-locked loop
On-chip VCO tunes from 2.55 GHz to 2.95 GHz
External VCO/VCXO to 2.4 GHz optional
One differential or two single-ended reference inputs
Reference monitoring capability
Auto and manual reference switchover/holdover modes
Autorecover from holdover
Accepts references to 250 MHz
Programmable delays in path to PFD
Digital or analog lock detect, selectable
3 pairs of 1.6 GHz LVPECL outputs
Each pair shares 1 to 32 divider with coarse phase delay
Additive output jitter 225 fS rms
Channel-to-channel skew paired outputs <10 ps
2 pairs of 800 MHz LVDS clock outputs
Each pair shares two cascaded 1 to 32 dividers with coarse phase delay
Additive output jitter 275 fS rms
Fine delay adjust (T) on each LVDS output
Eight 250 MHz CMOS outputs (two per LVDS output)
Automatic synchronization of all outputs on power-up
Manual synchronization of outputs as needed
Serial control port
64-lead LFCSP





Application

Low jitter, low phase noise clock distribution
Clocking high speed ADCs, DACs, DDSs, DDCs, DUCs, MxFEs
High performance wireless transceivers
High performance instrumentation
Broadband infrastructure
ATE





Specifications

Primary Clock Function Clean Up,Distribution,Generation
+Supply Voltage (V) 3.3V
Max Input Frequency 2.4GHz
# of Outputs 14
Max f-out (MHz) 2950MHz
I/O Interface Serial
Package 64-LFCSP
Output Logic CMOS,LVDS,LVPECL
Product Description Multi-Output Clock Generator


Parameter or Pin With Respect to Rating
VS, VS_LVPECL
VCP
REFIN,REFIN
REFIN
RSET
CPRSET
CLK, CLKCLK
SCLK, SDIO, SDO, CSOUT0,OUT0, OUT1,OUT1, OUT2,OUT2, OUT3, OUT3, OUT4, OUT4, OUT5, OUT5, OUT6, OUT6
OUT7, OUT7, OUT8, OUT8, OUT9, OUT9SYNC
REFMON, STATUS, LD
Junction Temperature1
Storage Temperature Range Lead Temperature (10 sec)
GND
GND
GND
REFIN
GND
GND
GND
CLK
GND
GND
GND
GND
GND



−0.3 V to +3.6 V
−0.3 V to+5.8 V
−0.3 V to VS + 0.3 V
−3.3 V to +3.3 V
−0.3 V to VS + 0.3 V
−0.3 V to VS + 0.3 V
−0.3 V to VS + 0.3 V
−1.2 V to +1.2 V
−0.3 V to VS + 0.3 V
−0.3 V to VS + 0.3 V
−0.3 V to VS + 0.3 V
−0.3 V to VS + 0.3 V
−0.3 V to VS + 0.3 V
150°C
−65°C to +150°C
300°C





Description

The AD9516-01 provides a multi-output clock distribution function with subpicosecond jitter performance, along with an on-chip PLL and VCO. The on-chip VCO tunes from 2.55 GHz to 2.95 GHz. Optionally, an external VCO/VCXO of up to 2.4 GHz may be used.

The AD9516-0 emphasizes low jitter and phase noise to maximize data converter performance, and can benefit other applications with demanding phase noise and jitter requirements.

The AD9516-0 features six LVPECL outputs (in three pairs); four LVDS outputs (in two pairs); and eight CMOS outputs (two per LVDS output). The LVPECL outputs operate to 1.6 GHz, the LVDS outputs operate to 800 MHz, and the CMOS outputs operate to 250 MHz.

Each pair of outputs has dividers that allow both the divide ratio and coarse delay (or phase) to be set. The range of division for the LVPECL outputs is 1 to 32. The LVDS/CMOS outputs allow a range of divisions up to a maximum of 1024.

The AD9516-0 is available in a 64-lead LFCSP and can be operated from a single 3.3 V supply. An external VCO, which requires an extended voltage range, can be accommodated by connecting the charge pump supply (VCP) to 5.5 V. A separate LVPECL power supply can be from 2.375 V to 3.6 V.

The AD9516-0 is specified for operation over the industrial range of −40°C to +85°C.

1 AD9516 is used throughout to refer to all the members of the AD9516 family. However, when AD9516-0 is used it is referring to that specific member of the AD9516 family.






Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
Audio Products
Transformers
Circuit Protection
Motors, Solenoids, Driver Boards/Modules
Test Equipment
View more